



REV C Changes
CKE's to match
SD_CS

NOTE: PLACE DECOUPLING CAPS NEAR POWER PINS

ON-BOARD SDRAM BANK 0 (32MB)

SDRAM DIMM BANK 1 (OPTIONAL BANK 2)

NetSilicon - A Digi International Company, Waltham, MA			
Title	NS9750 Main Memory		
Size	Document Number	NS9750_memory.dsn	Rev C
Date:	Wednesday, June 09, 2004	Sheet 1 of 1	

NOTE: Place series damping resistors near U1.
Values are determined by Spice and/or actual PCB measurements.

Memory traces should be no longer than 5 inches (127 mm) for 100MHz bus speed.

EACH CHIP SELECT SUPPORTS UP TO 256MB
SDRAM WRITE CLOCKS

This trace should be 2 to 3 inches in length.
Read Data clock will be delayed 180pS/per inch.

For additional memory bus loads add LVTTTL buffer to ASYNC FLASH.
Use MEM_WE- for Direction control.