

NOTICE!
ECO 580319
 NS9750B-A1 WILL NOT accept any clock freq. over 40MHz. See NS9750B-A1 data sheet. Recommended freq. = 29.4912MHz. The PLL is NEVER bypassed.

ECO 580319 > See Sheet 2 and the NS9750B-A1 data sheet for the revised JTAG circuit.

FROM REV A TO B:
 POPULATE R541 AND R364 WITH 0 OHM.
 ALSO DEPOP R341
 SEE ECO 580141

DNP = Do Not Populate Items in dashed area not on board.

IMPORTANT Disclaimer!
 This power supply design does not meet the latest NS9750 power sequencing requirement. See the NS9750B-A1 data sheet.

ECO 580319

ECO 580319 IMPORTANT!

NS9750B-A1: There are 36 new GND pins in the middle of the BGA package for a total of 388 balls. 6 pin changes: 1.5V to GND; L23, D18, L4, T23, AC9, T4. 10 pin changes: 3.3V to GND; M23, D19, D8, M4, R23, AC19, AC8, R4

ECO 580319 IMPORTANT!

See the NS9750B-A1 Design Rules for detailed layout recommendations. Available on website-hardwaretoolkit

Alternate 1.5V circuit. (600mA)
 Only populate one or the other.

ECO 580319

NOTICE!

TOC and PCB Stack-up added to Sheet 13

REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
C	580319	4 NS9750B-A1 + 3 App. notes				
B	580173	U22 symbol & ECO 580141				

APPROVALS		DATE
DESIGNED WJR	09/30/2005	
DRAWN WJR	09/30/2005	
CHECKED	09/30/2005	
ENGINEER WJR	09/30/2005	
02:27:27 PM		
DO NOT SCALE DRAWING		

<h1>Digi</h1>		
TITLE: NS9750 - System and Power		
SIZE	PART NO.	REV
D	30006011-01	C
SCALE: NTS	VERIBEST	SHEET 01 of 18



BUFFERS - FLASH/STATIC

30006011-01 REV C






SHEET 5 BUFFERED1_A_AND_D
 SHEET 4,6 MEM CONTROL
 SHEET 4 ADDRESS
 SHEET 3,4 BZ_RES

SHEET 3,4 BUFFERED2_A_AND_D
 SHEET 4 DATA

ECO 580319
 NS9750B-A1
 CLKFB[3:0] Inputs have changed
 CLKFB0 = CLKIN ((Connect to CLK_OUT(0))
 CLKFB1 = SERSET_N (Connect to JTAG SRST_N, pin 15 and to pull-up resistor)
 CLKFB2 = ENB_SRESET (Connect to 3.3V)
 CLKFB3 = GND (Connect to GND)



ECO 580319
 See Sheet 4 for a block diagram
 of the data bus and the preferred
 method of connecting the
 LVC16245 buffers.



C	580319	1 NS9750B-A1 + 1 App. notes				
B	580173	U22 symbol & ECO 580141				
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS		DATE	<h1>Digi</h1>			
DESIGNED	WJR	09/30/2005				
DRAWN	WJR	09/30/2005				
CHECKED	WJR	09/30/2005				
ENGINEER	WJR	09/30/2005	SIZE	PART NO.	REV	
02:27:27 PM			D	30006011-01	C	
DO NOT SCALE DRAWING			SCALE: NTS	VERIBEST	SHEET 02 of 18	

SHEET 2,4 B2_RES
SHEET 2,4 BUFFERED2_A_AND_D

DNP = Do Not Populate


DIMM FOR TEST ONLY
as shown will not allow full
DIMM functionality.
These components not populated

DNP








ECO 580319 → DIMM CKE's

SDRAM Reset errata:
Always hold SDRAM CKE' S high, OR
use a bus switch to select between
SDRAM CKE with a pull-up resistor and
the NS9750 CKE(x) controlled by reset_done.
reset_done = 1 selects NS9750 CKE to SDRAM.

See the NS9750B-A1 datasheet's JTAG drawing
for an example.




C	580319	1 App. note				
B	580173	U22 symbol & ECO 580141				
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS		DATE		<h1 style="text-align: center;">Digi</h1> <p style="text-align: center;">NS9750 -SDRAM</p>		
DESIGNED WJR		09/30/2005				
DRAWN WJR		09/30/2005				
CHECKED		09/30/2005				
ENGINEER WJR		09/30/2005				
02:27:27 PM		SIZE	PART NO.	REV		
		D	30006011-01	C		
DO NOT SCALE DRAWING			SCALE: NTS	VERIBEST	SHEET 03 of 18	




ECO 580319
Connect VIO to 3.3V

THIS CIRCUIT AND
HEADER FOR TEST
ONLY
P2,RN1,R5,R8,R9,R10,C9

FLASH DISABLED
WHEN JUMPER
PLACED HERE
JUMPER 1X2 VERTICAL 2MM



C	580319	1 App. note					
B	580173	U22 symbol & ECO 580141					
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE	
APPROVALS	DATE	<h1>Digi</h1>					
DESIGNED	JZ						09/30/2005
DRAWN	JZ						09/30/2005
CHECKED							09/30/2005
ENGINEER	JZ						09/30/2005
02:27:27 PM		SIZE	PART NO.	REV			
DO NOT SCALE DRAWING		SCALE: NTS	VERIBEST	SHEET	05 of 18		



30006011-01 REV C

DMA INTERFACE


ECO 580319
NS9750B-A1 does NOT
require inverters on serial
control lines.

ECO 580319
HDLC INTERFACE
IS NOT TESTED
OR RECOMMENDED.

**TIMERS and INTs
USE JUMPER TO LOOP**

SPI INTERFACE

C	580319	1 NS9750B-A1 + 2 App. notes						
B	580173	U22 symbol & ECO 580141						
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE		
APPROVALS		DATE		<h1 style="text-align: center;">Digi</h1> <p style="text-align: center;">NS9750 - GPIO, SPI, HDLC</p>				
DESIGNED	WJR	09/30/2005						
DRAWN	WJR	09/30/2005						
CHECKED		09/30/2005						
ENGINEER	WJR	09/30/2005						
02:27:27 PM		SIZE	PART NO.	REV				
DO NOT SCALE DRAWING		D	30006011-01	C				
		SCALE:	NTS	VERIBEST	SHEET 06 of 18			



30006011-01 REV C

ECO 580319
NS9750B-A1 does NOT
require inverters on serial
control lines

ECO 580319
NS9750B-A1 does NOT
require inverters on serial
control lines


ECO 580319
DG412
Pin 04 = V- = -12V
Pin 13 = V+ = +12V
Pin 12 = VL = +5V

ECO 580319
DG412
Pin 04 = V- = -12V
Pin 13 = V+ = +12V
Pin 12 = VL = +5V

GPIO(7)	0ohms	R450	DCDBR
GPIO(1)	10ohms	R151	RXDBR
GPIO(5)	10ohms	R150	DSRBR
GPIO(3)	10ohms	R449	CTSBR-
GPIO(6)	10ohms	R422	RIBR
GPIO(0)	10ohms	R486	TXDBR
GPIO(4)	10ohms	R180	DTRBR
GPIO(2)	10ohms	R191	RTSBR-
GPIO(28)	10ohms	R197	485/232-BR
GPIO(29)	10ohms	R534	4W/2W-BR
GPIO(30)	10ohms	R482	TERM-BR

GPIO(15)	10ohms	R146	DCDAR
GPIO(9)	10ohms	R421	RXDAR
GPIO(13)	10ohms	R145	DSRAR
GPIO(11)	10ohms	R369	CTSAR-
GPIO(14)	10ohms	R138	RIAR
GPIO(8)	10ohms	R503	TXDAR
GPIO(34)	10ohms	R162	DNP
GPIO(33)	10ohms	R475	DNP
GPIO(32)	10ohms	R476	DNP
GPIO(10)	10ohms	R192	DNP
GPIO(12)	10ohms	R485	DNP

C	580319	4 App. notes					
B	580173	U22 symbol & ECO 580141					
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE	
APPROVALS	DATE	<h1 style="text-align: center;">Digi</h1> <p style="text-align: center;">TITLE: NS9750 SERIAL A and B</p>					
DESIGNED	WJR						09/30/2005
DRAWN	WJR						09/30/2005
CHECKED							09/30/2005
ENGINEER	WJR						09/30/2005
02:27:27 PM		SIZE	PART NO.		REV		
DO NOT SCALE DRAWING		D	30006011-01		C		
		SCALE:	NTS	VERIBEST	SHEET 07 of 18		






ECO 580319
NS9750B-A1 does NOT
require inverters on serial
control lines

ECO 580319
NS9750B-A1 does NOT
require inverters on serial
control lines


ECO 580319
DG412
Pin 04 = V- = -12V
Pin 13 = V+ = +12V
Pin 12 = VL = +5V

ECO 580319
DG412
Pin 04 = V- = -12V
Pin 13 = V+ = +12V
Pin 12 = VL = +5V

C	580319	4 App. notes					
B	580173	U22 symbol & ECO 580141					
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE	
APPROVALS	DATE	<h1 style="text-align: center;">Digi</h1> <p style="text-align: center;">TITLE: NS9750 SERIAL C and D</p>					
DESIGNED	WJR						09/30/2005
DRAWN	WJR						09/30/2005
CHECKED							09/30/2005
ENGINEER	WJR						09/30/2005
02:27:27 PM		SIZE	PART NO.	REV			
DO NOT SCALE DRAWING		D	30006011-01	C			
		SCALE: NTS	VERIBEST	SHEET 08 of 18			




C	580319	No changes				
B	580173	U22 symbol & ECO 580141				
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS		DATE	<h1>Digi</h1> <p>NS9750 - LCD</p>			
DESIGNED	WJR	09/30/2005				
DRAWN	WJR	09/30/2005				
CHECKED		09/30/2005				
ENGINEER	WJR	09/30/2005				
02:27:27 PM		SIZE	PART NO.	REV		
		D	30006011-01	C		
DO NOT SCALE DRAWING			SCALE: NTS	VERIBEST	SHEET 10 of 18	



PARALLEL 1284 INTERFACE

C	580319	No changes						
A	580124	Release						
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE		
APPROVALS		DATE		<h1>Digi</h1> <p>TITLE: NS9750 -1284, RESERVED</p> <p>SIZE PART NO. REV D 30006011-01 C</p>				
DESIGNED	WJR	09/30/2005						
DRAWN	WJR	09/30/2005						
CHECKED		09/30/2005						
ENGINEER	WJR	09/30/2005						
02:27:27 PM								
DO NOT SCALE DRAWING			SCALE: NTS	VERIBEST	SHEET 11 of 18			



NOTE 1: CGNT# and CFRAME# pull-ups are located on PC Card per Carbus spec.
 NOTE 2: IDSEL not supported by Carbus.
 NOTE 3: PCI does not require GNT# or REQ# to be pulled up on host, but will be in this application. Carbus requires a host pull-up on both GNT# and REQ#. The dev board is host only in Carbus mode and therefore does not require a GNT#/REQ# signal, however it will be populated here for test.
 NOTE 4: INTA# used only as it is open drain at the driver and can be wire-or'd. An alternate method is to connect INTA# from Carbus connector to INTC on the motherboard. Multifunction is relevant only to adapter card and the PCI slot can support a multifunction card with two interrupts.
 NOTE 5: Power Management is not supported by the NS9750. PME# and 3.3Vaux pins are to be left floating per Power Management Spec.
 NOTE 6: PCI oscillator at PCI_CLK_IN is a population option and is not required if using the internal system clock.
 NOTE 7: CLKIN has internal weak pull-up.
 NOTE 8: IDSEL tied to AD(11) if internal arbiter used and/or NS9750 as PCI Host, tied to AD[12] if external arbiter used and/or NS9750 as PCI Device. Test point included for other IDSEL/AD configurations.

C	580319	1 App. note				
A	580124	Release				
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS	DATE	<h1>Digi</h1> <p>TITLE: NS9750 - PCI</p> <p>SIZE: D PART NO. 30006011-01 REV C</p>				
DESIGNED	JZ 09/30/2005					
DRAWN	JZ 09/30/2005					
CHECKED	09/30/2005					
ENGINEER	JZ 09/30/2005					
02:27:27 PM		SCALE: NTS	VERIBEST	SHEET 12 of 18		

SHEET 1

D

C

B

A

D

C

B

A

PCIA_AD SHEET 13,14
 PCIA_CTRL SHEET 13,14
 PCIB_CTRL SHEET 15
 PCIB_AD SHEET 15

Mini-PCI

ECO 580319


Table of Contents

- 1) NS9750-SYS, I2C, Power, & Decoupling
- 2) NS9750-MEM & Static Buffers
- 3) SDRAM DIMM & On Board SDRAM
- 4) Memory Termination Resistors
- 5) Flash, SODIMM & EE
- 6) NS9750-GPIO, SPI, HDLC
- 7) Serial Ports B & A
- 8) Serial Ports C & D
- 9) Configuration Dipswitches, USB, & LEDs
- 10) LCD Display Header
- 11) NS9750-Reserved & IEEE1284
- 12) NS9750-PCI
- 13) Mini PCI (You are Here)
- 14) Cardbus -PCI
- 15) Three Full Size PCI Slots
- 16) Fuses & PCI Decoupling
- 17) NS9750-MII & Ethernet 10/100BT
- 18) Main Power Supply

ECO 580319

PCB Stack up


- 1) Top Components
- 2) GND Plane 1
- 3) Signal 1
- 4) Signal 2
- 5) Power Plane
- 6) GND Plane 2
- 7) Signal 3
- 8) Signal 4
- 9) GND Plane 3
- 10) Bottom Components



Mini-PCI HOST
 Populate R67 and R269
 Depopulate R270 and R271
 SW10 position 1 OFF
 SW10 position 5 OFF
 SW8 position 1 OFF
 SW8 position 3 ON


Mini-PCI DEVICE
 Must change connector
 PCIA_CLK needs to route to PCI_CLKIN
 Example: Depop R78, R326 wire R78 pin1 to R327 pin 2
 Populate R270 and R271
 Depopulate R67 and R269
 SW10 position 1 ON
 SW10 position 5 OFF
 SW8 position 1 OFF
 SW8 position 3 OFF

C	580319	2 App. notes				
A	580124	Release				
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS	DATE	<h1>Digi</h1> <p>TITLE: NS9750 - Mini PCI</p> <p>SIZE: D PART NO. 30006011-01 REV C</p>				
DESIGNED	JZ 09/30/2005					
DRAWN	JZ 09/30/2005					
CHECKED	09/30/2005					
ENGINEER	JZ 09/30/2005					
02:27:27 PM		SCALE: NTS	VERIBEST	SHEET	13 of 18	
DO NOT SCALE DRAWING						




32 Bit CardBus


P13




C	580319	No changes				
A	580124	Release				
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS		DATE	<h1>Digi</h1> <p>TITLE: NS9750 - PCI CARDBUS/BUFFERS</p> <p>SIZE: D PART NO. 30006011-01 REV C</p> <p>SCALE: NTS VERIBEST SHEET 14 of 18</p>			
DESIGNED	JZ	09/30/2005				
DRAWN	JZ	09/30/2005				
CHECKED		09/30/2005				
ENGINEER	JZ	09/30/2005				
02:27:27 PM						
DO NOT SCALE DRAWING						




C	580319	No changes											
A	580124	Release											
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE							
APPROVALS		DATE	<div style="text-align: center; font-size: 2em; font-weight: bold;">Digi</div>										
DESIGNED	JZ	09/30/2005											
DRAWN	JZ	09/30/2005											
CHECKED		09/30/2005											
ENGINEER	JZ	09/30/2005											
		02:27:27 PM	<table border="1"> <tr> <td>TITLE:</td> <td colspan="2">NS9750 - Full PCI Slots</td> </tr> <tr> <td>SIZE</td> <td>PART NO.</td> <td>REV</td> </tr> <tr> <td>D</td> <td>30006011-01</td> <td>C</td> </tr> </table>		TITLE:	NS9750 - Full PCI Slots		SIZE	PART NO.	REV	D	30006011-01	C
TITLE:	NS9750 - Full PCI Slots												
SIZE	PART NO.	REV											
D	30006011-01	C											
DO NOT SCALE DRAWING			SCALE: NTS	VERIBEST	SHEET	15 of 18							



C	580319	No changes				
A	580124	Release				
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS		DATE	<h1>Digi</h1>			
DESIGNED	JZ	09/30/2005				
DRAWN	JZ	09/30/2005				
CHECKED		09/30/2005				
ENGINEER	JZ	09/30/2005				
02:27:27 PM		TITLE:		SIZE		REV
DO NOT SCALE DRAWING		NS9750 - PCI fuses, Decoupling		D		C
		SCALE: NTS	VERIBEST	SHEET 16 of 18		



C	580319	No changes						
A	580124	Release						
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE		
APPROVALS		DATE		<h1 style="text-align: center;">Digi</h1> <p style="text-align: center;">NS9750 - Ethernet</p>				
DESIGNED	WJR	09/30/2005	TITLE:					
DRAWN	WJR	09/30/2005	SIZE					
CHECKED	WJR	09/30/2005	PART NO.					
ENGINEER	WJR	09/30/2005	REV					
02:27:27 PM		D		30006011-01		C		
DO NOT SCALE DRAWING			SCALE: NTS	VERIBEST	SHEET 17 of 18			



ECO 580319
IMPORTANT Disclaimer!
 This power supply design does not meet the latest NS9750 power sequencing requirement. See the NS9750B-A1 data sheet.

C	580319	1 App note				
A	580124	Release				
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS		DATE	<h1>Digi</h1>			
DESIGNED	WJR	09/30/2005				
DRAWN	WJR	09/30/2005				
CHECKED		09/30/2005				
ENGINEER	WJR	09/30/2005				
02:27:27 PM		SIZE		PART NO.		REV
		D		30006011-01		C
DO NOT SCALE DRAWING			SCALE: NTS	VERIBEST	SHEET 18 of 18	