



## **Reset and Edge Sensitive Input**

---

APPLICATION NOTE

December 2004

# Table of Contents

<i>Introduction</i> .....	3
<i>Reset and edge sensitive input requirements</i> .....	3
<i>Workaround</i> .....	4

---

# Reset and Edge Sensitive Input

## Introduction

---

This application note provides information about the timing requirements for reset and edge sensitive inputs. The information is for board developers who use NetSilicon processors.

An example workaround is provided for applications for which the timing requirements cannot be met by a particular device output driving an edge sensitive input on a NetSilicon processor.



## Reset and edge sensitive input requirements

---

The critical timing requirement is the rise and fall time of the input:

- If the rise time is too slow for the reset input, the hardware strapping options may be registered incorrectly.
- If the rise time of a positive edge triggered external interrupt is too slow, an interrupt may be detected on both the rising and falling edge of the input signal.

To insure that reset and edge sensitive inputs are handled correctly, a maximum rise and fall time must be met. In the case of NetSilicon processors, the maximum is 500 nanoseconds, as shown in these timing diagrams:



## Workaround

---

If an external device driving the reset or edge sensitive input on a NetSilicon processor cannot meet the 500ns maximum rise and fall time requirement, the signal must be buffered with a Schmitt trigger device.

This table lists some example part numbers:

Manufacturer	Part number	Description
Fairchild	NC7SP17	Single Schmitt trigger buffer, available in 5-lead SC70 and 6-lead MicroPak package
Philips	74LVC1G17GW	Single Schmitt trigger buffer, available in 5-lead SC70 and SOT 353 packages
TI	SN74LVC1G17DCK	Single Schmitt trigger buffer, available in 5-lead SC70 and SOT 353 packages
ON Semi	NL17SZ17DFT2	Single Schmitt trigger buffer, available in 5-lead SC70 and SOT 353 packages