NS9775 Print Engine Controller & JBIG Reference

Making DEVICE NETWORKING easy™

NS9775 Print Engine Controller & JBIG Reference

Part number/version: 90000575_C
Release date: March 2006
www.digi.com

Digi International
11001 Bren Road East
Minnetonka, MN 55343 U.S.A.
United States: +1 877 912-3444
Other locations: +1 952 912-3444

www.digi.com/support/
www.digi.com

Contents

Using This Guide

Review this section for basic information about the guide you are using, as well as general support and contact information.

About this guide

This guide provides information about the NS9775 print engine controller and JBIG decompression. The NS9775 is part of the Digi NET+ARM line of SoC (System-on-Chip) products, and supports high-bandwidth applications for intelligent networked devices.

The NET+ARM family is part of the NET+Works integrated product family, which includes the NET+OS network software suite.

Who should read this guide

This guide is for hardware developers, system software developers, and applications programmers who want to use the NS9775 for development.

To complete the tasks described in this guide, you must:

- Understand the basics of hardware and software design, operating systems, and microprocessor design.
- Understand the NS9775 architecture.

What's in this guide

This table shows where you can find specific information in this guide:

To read about	See
NS9775 Print Engine controller interface	Chapter 1, "Printer Interface and JBIG"
JBIG Decoder module	Chapter 2, "JBIG Decoder"
Print Engine controller and JBIG registers	Chapter 3, "Registers"
JBIG DMA controller	Chapter 4, "JBIG DMA Controller"
Configuring the Print Engine controller	Chapter 5, "Print Engine Controller Configuration"

Conventions used in this guide

This table describes the typographic conventions used in this guide:

This convention	Is used for
italic type	Emphasis, new terms, variables, and document titles.
`monospaced type`	Filenames, pathnames, signal names, and code examples
_ (underscore)	Defines a signal as being active low
'b	Indicates that the number following this indicator is in binary radix

Related documentation

The *NS9775 Hardware Reference* provides details about the NS9775, Digi's 32-bit microprocessor for color network printers and multifunction devices.

Review the documentation CD-ROM that came with your development kit for information on third-party products and other components.

Documentation updates

Digi occasionally provides documentation updates on the Web site.

Be aware that if you see differences between the documentation you received in your NET+Works package and the documentation on the Web site, the Web site content is the latest version.

Customer support

To get help with a question or technical problem with this product, or to make comments and recommendations about our products or documentation, use the contact information listed in this tables.

For	Contact information
Technical support	Telephone: 1 877 912-3444/ 1 952 912-3456 Fax: 1 952 912-4960
Documentation	techpubs@digi.com
Digi home page	www.digi.com
Online problem reporting	www.digi.com/support/eservice/eservicelogin.jsp

Printer Interface and JBIG

CHAPTER 1

The Print Engine Controller is an application-specific function designed for high-end monochrome laser printers and low-to-medium range color laser printers. The controller contains an embedded hardware JBIG decompressor, a precision clock generator, and an integrated multiprint-engine video signal interface.

Overview

The Print Engine Controller interfaces, gluelessly, with 4-pass color laser engines and tandem engines, and can interface with other major printer engines currently on the market.

Figure 1 shows the Print Engine Controller.



Figure 1: Print Engine Controller block diagram

- The JBIG decoder can be bypassed if the image to be printed is not compressed.
- There is a bypass mode to which decompressed data can be sent, bypassing the Print Engine Interface Module block.

JBIG requirements

To determine the worst case performance of the JBIG decompressor, use these formulas:

For a monochrome printer

`[Resolution (1200x600) x Pagesize (8.5x11) x PPM] / 60 sec = JBIG performance (pixels/sec)`

For a 4-pass color printer

```
[Resolution (1200x600) x Pagesize (8.5x11) x PPM x 4] / 60 sec = JBIG
performance (pixels/sec)
```

For a tandem color printer

```
{[Resolution (1200x600) x Pagesize (8.5x11) x PPM x 4] / 60 sec} / # of JBIG
decoders = JBIG performance (pixels/sec)
```

Note: A 4-pass color printer uses only one of the JBIG decoders, as the four color bit-plane images must be sent sequentially.

Video clock generation

The video clock must take these critical issues into consideration:

- Print engine's horizontal and vertical correction factors.
- A very large jitter range exists on HSYNC signal.
- Pixel clock jitter cannot be more that 1/4 of a pixel clock; less than 1/8 of a pixel is preferred.

Horizontal and vertical correction factors

The video clock is used to clock pixel data to the print engine. During laser beam retraction and synchronization, however, the pixel data is stopped temporarily. To accomplish the performance goal, then, the actual video clock rate is much higher than the calculated average pixel rate based on the resolution and page-per-minute (PPM) requirement. Print engine manufacturers correct this problem by providing a *horizontal correction factor* (Hcorr) and *vertical correction factor* (Vcorr).

Examples

The appropriate video clock rate can be calculated for a monochrome/tandem printers and for 4-pass color printer using this equation:

```
VCLK rate (pixels/sec)=

{[Resolution (pixels/sq in) x passes x Page size (sq in/pg) x Page rate (pg/min)] x
(1/60) min/sec}
(horizontal correction x vertical correction)
```

With correction factors of:

Hcorr	0.6872
Vcorr	0.7353

video rates can be calculated as follows:

For a monochrome or tandem color engine at 30 ppm

VCLK rate = {[Resolution (1200x600) pixels/sq in x (1) x Pagesize (8.5x11) sq in/pg x pagerate (30) pg/min] x (1/60) min/sec} / (0.6872 x 0.7353) = 66,614,135.31 Hz (66.6 MHz)

For a 4-pass color engine at 10 ppm

VCLK rate = {[Resolution (1200x600) pixels/sq in x (4) x Pagesize (8.5x11) sq in/pg x PPM (10) pg/min] x (1/60) min/sec} / (0.6872 x 0.7353) = 88,818,847.074 Hz (88.8 MHz)

HSYNC jitter

The HSYNC signal from the print engine indicates the start of a horizontal line. Ideally, HSYNC can be used to synchronize with the video clock through a PLL. Due to the excessive jittering range of a typical HSYNC signal, however, the PLL tends to lose the lock and requires a resynchronization each time the HSYNC is presented. The VCLK generation circuit must generate a “super-stable” video clock independent of HSYNC, and use HSYNC as an enable.

Video clock jitter

Because of the asynchronous nature of the HSYNC signal and VCLK, the space between HSYNC and the first rising edge of the VCLK can be as long as a full VCLK. The pixels printed on two adjacent lines on the same paper can have up to one pixel length of jittering, which is an unacceptable value; the acceptable value is less than 1/4 pixel. To resolve this problem, the VCLK generation circuit must create a “super clock” that is 4X or 8X VCLK frequency. The super clock is enabled by HSYNC, and its first rising edge creates the first VCLK — with a VCLK jitter that is less than 1/4 (or 1/8) of a pixel.

Printer interface mode signals

Figure 2 details all signals on the printer interface. Table 1 explains the signals.

A *non-tandem engine* is a monochrome or 4-pass color engine. A *tandem engine* is a single-pass color engine.



Figure 2: Detailed print engine inputs/outputs

Signal	Description
VD [3:0] Video data	Four output signals, with programmable polarity. These are the video data output signals that modulate the laser beam, or LED array, ON or OFF corresponding to the image to be printed. ■ Non-tandem engines. Only one video data out signal is used. ■ Tandem engines. All four video data out signals are used, and correspond to the Y, M, C, and K color planes.

Table 1: Print engine signals

Signal	Description
HSYNC [3:0] Horizontal synchronization	Four input signals, with programmable polarity. The active edges will always be the leading edges. An engine provides the horizontal scanning direction (main scanning direction) synchronization signals, which time and start each scan line illumination of the OPC drum for each color plane. ■ Non-tandem engines. Only one HSYNC signal is used. ■ Tandem engines. One of two situations: • All four HSYNC signals are used, and correspond to the Y. M. C, and K color planes. • The tandem engine provides only one common HSYNC signal, applicable to all four planes, and all four HSYNC signals must be connected to that engine's HSYNC signal.
VSYNC [3:0] Vertical synchronization	Four input signals, with programmable polarity. The active edges will always be the leading edges. An engine provides the vertical scanning direction (subscanning direction) synchronization signals, which time and start the scan-by-scan illumination of the OPC drum for each color plane. ■ Non-tandem engines. Only one VSYNC signal is used. ■ Tandem engines. All four VSYNC signals are used, and correspond to the Y, M, C, and K color planes. The VSYNC signals are used for flow control and are outputs in bypass mode.
VCLK [3:0] Video or pixel clock	Four input signals, with programmable active edges and synchronous to HSYNC signals. Synchronous engines provide these video clock signals for timing of video data. ■ Non-tandem engines. Only one VCLK signal is used. ■ Tandem engines. One of two situations: • All four signals are used, one for each color plane. • The tandem engine provides only one common video clock signal, and all VCLK signals must be connected to that engine's video clock signal.
PRINT Print signal	An output signal with programmable polarity. This signal directs the print engine to start or continue print operations. The signal typically is asserted after the frame FIFO(s) has been filled initially with the beginning data for the next page to be printed. After receiving this signal, the engine starts or continues the physical imaging process.
Crystal inputs	Used with asynchronous print engines. High precision external clock sources (that is, crystals) are required to generate accurate video clock.

Table 1: Print engine signals

Signal	Description
General communication signals	In addition to the video interface signals, print engines include communication lines for transmitting or receiving command and status signals. The status and command codes usually are exchanged over a serial port link (rather than I2C, for example)) between the engine and the controller. Other signals (such as printer ready, controller ready, or reset) can be exchanged over the general purpose I/O interface. Note, however, that these signals are provided using the GPIO and serial modules, and are not dedicated only to the video interface.

Table 1: Print engine signals

Bypass mode

The video interface includes a bypass mode, which transmits decompressed bit-plane data to an external programmable device for formatting and timing. Bypass mode is provided for operational requirements that are not available using the Print Engine Interface module.

Figure 3 shows a Bypass Mux module for one port.



Figure 3: IBypass mode for one port

The Print Engine Interface is set to synchronous mode so the VCLK is passed directly to the output FIFO. The signals to the external Print Engine interface are described in Table 2. Figure 4 shows the timing of I/O signals in bypass mode.

Signal	I/O	Description
BP_VD[n]	Output	Serial image bit data.
BP_RD[n]	Input	Reads one bit of image data.
BP_VCLK[n]	Input	The data, control, and read signals are synchronous to this clock

Table 2: Bypass mode signal description

Signal	I/O	Description
BP_STATUS_1[n] BP_STATUS_0[n]	Output	Indicate the status of the serial image bit data as shown: BP_STATUS_1:0 00 FIFO empty 01 FIFO not empty; two or more bits ready 10 FIFO almost empty, only one bit remaining 11 Reserved
PRINT	Output	Control signal under software control.

Table 2: Bypass mode signal description



Figure 4: Bypass mode timing

The status signals allow the output circuit to read the bit stream in a burst mode. The status combination 10 indicates that the bit being read is the last bit, and the read signal should be deasserted.

Print Engine Interface module

The Print Engine Interface module allows the NS9775 ASIC to connect to different types of print engines (monochrome, 4-pass color, one pass tandem color) and to drive these engines with a minimum of external circuitry.

The Print Engine Interface accommodates both synchronous and asynchronous video operating modes.

- In synchronous mode, the print engine provides a clock and the interface provides the image bit stream using this clock. The maximum clock rate for synchronous mode is 200 MHz.
- In asynchronous mode, the NS9775 provides the clock used to transmit the image bit stream to the print engine. The NS9775 must synchronize the clock to the HSYNC input from the print engine. HSYNC to clock synchronization is explained in "Print engine clock generator," beginning on page 12. The maximum clock rate for asynchronous mode is 100 MHz.

Figure 5 shows the interface between the output FIFO and the Print Engine Interface module.



Figure 5: Output FIFO to Print Engine Interface

Output FIFO is sized at 32, 768 bits. Memory configuration is a 2048x16 bit single port RAM.

Figure 6 shows the timing between the output FIFOs and the Print Engine Interface.



Figure 6: Output FIFO to Print Engine Interface timing

- The output FIFOs provide synchronization between the system clock used to perform writes and the video clock used to perform reads.
- The CSR inputs and outputs configure the output FIFOs, and allow the FIFOs to be read from when in diagnostic mode.
- The `output_ready_threshold` value control when the `output_fifo_ready` signals are asserted. At the beginning of a print job, the `ready` signal allows up to a line's worth of data to be decoded before the `ready` signal is asserted. The `ready` signal is asserted when the number of 16y-bit words in the FIFO reaches the threshold value.
- The `ready` signal generates an interrupt to the CPU, at which time the Print Engine Interface can be armed. The `ready` signal is deasserted when the number of 16-bit words in the FIFO drops below the threshold value.
- The threshold value is programmable.

Note: The FIFO must never become empty during a multi-page print job.

Print engine clock generator

The print engine clock generator circuit provides a pixel clock for four print engine interfaces.

Figure 7 shows the print engine clock generator. The control settings `PllND[4:0]`, `PllFs[1:0]`, and `R[2:0]` are set in the Video PLL Configuration register (see "Video PLL Configuration register," beginning on page 43).



Figure 7: Print engine clock generator

The `hsync_0-3` signals are inputs from a print engine external to the NS9775. The active edge of this signal synchronizes `pclk_0-3` and `bdout_0-3`. The `bdout_0-3` signals are used as a start enable signal to determine when to start sending serial pixel data to each engine port. The rising edge of `pclk_0-3` actually transmits the serial pixel data.

Figure 8 shows how `pclk_0-3` and `bdout_0-3` are used.



Figure 8: Print engine clock generator system example

Print engine timing

This section provides timing information for the print engine clock generator , the print engine controller, and the print engine clock.

Print engine clock generator

Figure 9 shows a basic timing diagram for the print engine clock generator; Table 3 provides the timing requirements.



Figure 9: Print engine clock generator timing diagram

Description	Minimum	Maximum
pclk_0-3 peak-to-peak jitter	0ps	200ps
Crystal input frequency	20 MHz	40 MHz
PLL frequency	400 MHz	800 MHz
VCO frequency	50 MHz	400 MHz
pclk_0-3 frequency	781 kHz (at 4x)	100 MHz

Table 3: Print engine clock generator requirements

Print engine controller

Figure 10 shows timing for the print engine controller; Table 4 provides the parameters.



Figure 10: Print engine controller timing

Parm	Description	Min	Max	Unit	Note
V1	hsync_0 – hsync_3 (input) to vclk setup	1		ns	1
V2	vsync_0 – vsync_3 (input) to vclk setup	1		ns	1
V3	video_data_0 – video_data_3 (output) to vclk setup	2	6.5	ns	

Table 4: Print engine controller timing parameters

1 Hold time is 0.5ns.

Print engine clock

Figure 11 shows timing for the print engine clock; Table 5 provides the parameters.



Figure 11: Print engine clock timing

Parm	Description	Min	Max	Unit	Notes
VC1	x1_vid_osc cycle time	2.5	10	ns	1
VC2	x1_vid_osc high time	(VC1/2) x 0.45	(VC1/2) x 0.55	ns	
VC3	x1_vid_osc low time	(VC1/2) x 0.45	(VC1/2) x 0.55	ns	

Table 5: Print engine clock timing parameters

1 The video PLL can be bypassed.

JBIG Decoder

CHAPTER 2

The JBIG Decoder module is a complete generic core for the loss-less decoding process of still images.

Overview

The JBIG Decoder module is instantiated four times in the NS9775, one instantiation for each bit plane in a four-color image. Compressed data is input to the JBIG Decoder through the input FIFO, and decompressed data is written to the output FIFO.

The JBIG Decoder requires two processing RAM memories per instantiation: a context DPRAM and a line-memory SRAM. The JBIG Decoder also has a host interface for accessing control and status registers.

The JBIG Decoder can be programmed to operate in one of two modes:

- **Manual mode.** The CPU must program all of the configuration registers in the JBIG Decoder using the host interface.
- **Automatic Header Processing mode.** The configuration registers are configured automatically from the contents of the 20-byte JBIG header.

See Chapter 3, "Registers," for a description of each JBIG Decoder register.

Figure 12 shows the JBIG Decoder interface to the NS9775, using JBIG Decoder 1 as an example. All instantiations of the JBIG Decoder (0 – 3) are identical.



Figure 12: JBIG Decoder I/O signals

JBIG Decoder considerations

When using the JBIG Decoder, be aware of these facts:

- The JBIG compressed image must be a multiple of 16-bit words.
- The minimum bits per line is 64.
- For 2400 dpi images, 2-line template encoding must be used.
  For 1200 dpi images and below, 2-line or 3-line template encoding can be used. Note, however, that using 2-line template encoding rather than 3-line results in 5% reduction compression efficiency.
- The Mx field in the JBIG header to must be set to 0. Modify the JBIG driver on the host machine performing the JBIG compression to ensure that Mx is set to 0.

Input FIFO interface

The Input FIFO interface holds compressed or uncompressed image data that has been read from external memory through the AHB Master module and DMA. The FIFO is sized to 32 16-bit words. There are three tag bits in the Input FIFO interface — `input_fifo_rd_data[18:16]` — that identify the data in the FIFO, as shown:

Tag bits	Description
000	First 16-bit word of JBIG header (2 bytes)
001	Remaining 16-bit words of JBIG header (18 bytes)
010	First 16-bit word of compressed image data
011	Remaining 16-bit words of compressed image data
100	reserved
101	Reserved
110	First 16-bit word of uncompressed image data
111	Remaining 16-bit words of uncompressed image data

Table 6: Input FIFO tag bit description

When the `110` and `111` tag bits are found, the JBIG Decoder operates in uncompressed bypass mode and simply transfers the data from the input FIFO to the output FIFO.

Table 7 describes all signals in the input FIFO interface.

Signal name	Description
input_fifo_rd_data[18:16]	Tag bits (see Table 6: "Input FIFO tag bit description").
input_fifo_rd_data[15:00]	JBIG header, JBIG compressed image, or uncompressed image data, as indicated by the tag bits (`input_fifo_rd_data[18:16]`).
input_fifo_rd	The JBIG Decoder asserts a 1 to read one 16-bit word.
input_fifo_empty	0 The FIFO has one or more 16-bit words 1 The FIFO is empty

Table 7: Input FIFO signal bit definition

Output FIFO interface

The Output FIFO interface holds uncompressed image data that is ready to be sent to the Print Engine Interface module or the bypass mux. The FIFO is sized to hold one line of data with a resolution of 2400 dpi and a page width of 13 inches. This requires 21,200 bits of memory; a 2048 x 16-bit RAM is used for the FIFO memory.

There is one tag bit in the Output FIFO interface — `output_fifo_rd_data[16]`.

Table 8 describes all signals in the Output FIFO interface.

Signal name	Description
output_fifo_wr_data[16]	Tag bit 0 The first 16-bit word in the image 1 Remaining 16-bit words in the image
output_fifo_wr_data[15:0]	Uncompressed image data.
output_fifo_wr	The JBIG Decoder asserts a 1 to write one16-bit word.
output_fifo_full	0 The FIFO can accept at least one 16-bit word 1 The FIFO is full

Table 8: Output FIFO signal bit definition

Context DPRAM interface

The JBIG Decoder requires 1k bytes for context memory for decoding the JBIG image. The context memory is a DPRAM with one write port and one read port, both independent of each other.

Reference Memory interface

The JBIG Decoder requires a certain amount of line reference memory for decoding the JBIG image. The memory configuration is a single port SRAM. The size is determined by the maximum horizontal line size and the maximum resolution. The NS9775 supports 13-inch wide images at a resolution of 2400 dpi, for a total of 31,200 bits of memory. The NS9775 ASIC has a 2048 x 16-bit memory, for a total of 32,768 bits.

Figure 13 shows reference memory read and write timing.



Figure 13: Reference SRAM timing

JBIG Decoder Host interface

The CPU has access to the control and status registers in the JBIG Decoder through the JBIG Decoder Host interface. In addition, the JBIG Decoder has several interrupt signals that are captured in the CSR and Slave AHB Bridge module. The bridge function converts the slave access into a JBIG Decoder Host interface access. The error and interrupt signals are captured and handled in the CSR and AHB Slave Bridge module.

See Chapter 3, "Registers," for register-specific information.

Registers

CHAPTER 3

The video control and status registers configure the “glue” logic for the DMA controller, input and output FIFOs, and bypass mux. The AHB slave function contains registers that allow access to the JBIG decoders and Print Engine Interface module. These registers are discussed in this chapter.

Address map

The 1 meg address space dedicated to the Print Engine Controller Interface module AHB slave is divided as shown:

0x000–0x0FF	Digi glue module CSRs
0x100–0x1FF	JBIG Decoder 3
0x200–0x2FF	JBIG Decoder 2
0x300–0x3FF	JBIG Decoder 1
0x400–0x4FF	JBIG Decoder 0
0x500–0x5FF	Print Engine Interface module

Table 9 lists the configuration and status registers for the print engine controller module, including JBIG decoder and Print Engine Interface registers.

Offset	[31:24]	[23:16]	[15:08]	[07:00]
0x000	GenConfig			
0x004	DMA Channel 3 Initial Buffer Descriptor Pointer			
0x008	DMA Channel 2 Initial Buffer Descriptor Pointer			
0x00C	DMA Channel 1 Initial Buffer Descriptor Pointer			
0x010	DMA Channel 0 Initial Buffer Descriptor Pointer			
0x014	DMA Channel 3 Current Buffer Descriptor Pointer			
0x018	DMA Channel 2 Current Buffer Descriptor Pointer			
0x01C	DMA Channel 1 Current Buffer Descriptor Pointer			
0x020	DMA Channel 0 Current Buffer Descriptor Pointer			
0x024	Interrupt Status register			
0x028	Interrupt Enable register			
0x02C	JBIG Decoder Error Interrupt Status register			
0x030	Output FIFO Ready Threshold			
0x034	Output FIFO 3–0 Status register			

Table 9: Video (JBIG) registers

Offset	[31:24]	[23:16]	[15:08]	[07:00]
0x038	Output FIFO 3 Diagnostic Read register			
0x03C	Output FIFO 2 Diagnostic Read register			
0x040	Output FIFO 1 Diagnostic Read register			
0x044	Output FIFO 0 Diagnostic Read register			
0x048	Video PLL Configuration register			
0x04C	Video Clock Fine Tune register			
0x050	Horizontal & Vertical Delay Channel 3			
0x054	Horizontal & Vertical Delay Channel 2			
0x058	Horizontal & Vertical Delay Channel 1			
0x05C	Horizontal & Vertical Delay Channel 0			
0x060	Output FIFO Ready Interrupt Control and Status			
0x064–0x0FF	Reserved			
0x100–0x1FF	JBIG Decoder Host Interface			
0x100–0x120	Reserved			
0x124	Lines per Stripe			
0x128–0x140	Reserved			
0x144	Pixels per Line in Image			
0x148	Total Lines in Image			
0x14C	JBIG Control register			
0x150	Reserved			
0x154	Auto Header Enable			
0x158–0x178	Reserved			
0x17C	Enable Status register			
0x200–0x2FF	JBIG Decoder 2 Host Interface			
0x200–0x220	Reserved			
0x224	Lines per Stripe			
0x228–0x240	Reserved			

Table 9: Video (JBIG) registers

Offset	[31:24]	[23:16]	[15:08]	[07:00]
0x244	Pixels per Line in Image			
0x248	Total Lines in Image			
0x24C	JBIG Control register			
0x250	Reserved			
0x254	Auto Header Enable			
0x258–0x278	Reserved			
0x27C	Enable Status register			
0x300–0x3FF	JBIG Decoder 1 Host Interface			
0x300–0x320	Reserved			
0x324	Lines per Stripe			
0x328–0x340	Reserved			
0x344	Pixels per Line in Image			
0x348	Total Lines in Image			
0x34C	JBIG Control register			
0x350	Reserved			
0x354	Auto Header Enable			
0x358–0x378	Reserved			
0x37C	Enable Status register			
0x400–0x4FF	JBIG Decoder 0 Host Interface			
0x400–0x420	Reserved			
0x424	Lines per Stripe			
0x428–0x440	Reserved			
0x444	Pixels per Line in Image			
0x448	Total Lines in Image			
0x44C	JBIG Control register			
0x450	Reserved			
0x454	Auto Header Enable			

Table 9: Video (JBIG) registers

Offset	[31:24]	[23:16]	[15:08]	[07:00]
0x458–0x478	Reserved			
0x47C	Enable Status register			
0x500–0x5FF	Print Engine Interface Module CPU Interface			
0x500	Video Control register			
0x510	Video Status register			
0x520	Video Vertical Margin and Data register			
0x530	Video Horizontal Margin and Data register			

Table 9: Video (JBIG) registers

CSR and AHB slave registers

Print Engine Controller General Configuration register

The Print Engine Controller General Configuration register contains miscellaneous control settings for the Print Engine Controller module.

Address: A050 0000



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:30	N/A	Reserved	N/A	N/A

Table 10: Print Engine Controller General Configuration register

Bits	Access	Mnemonic	Reset	Description
D29	R/W	BPMS	0x0	BypassShiftMode 0 Shift data out from the right (least significant byte (lsb) first) 1 Shift data out from the left (most significant byte (msb) first)
D28	R/W	BPMP	0x0	BypassModePrint Controls the print output signal when in bypass mode.
D27	R/W	BPME	0x0	BypassModeEnable 0 Normal Print Engine interface 1 Bypass mode enabled
D26	R/W	DMAEC	0x0	DmaErrClear 0 Normal operation 1 Clear DMA error condition
D25	R/W	IFBS	0x0	InputFifoByteSwap 0 Normal operation for JBIG images; swap the bytes in the 16-bit words 1 Do not swap bytes in the 16-bit words
D24	R/W	OFDE	0x0	OutputFifoDiagEn 0 Normal operation 1 The contents of the four Output FIFOs can be read using the OutputFifoRead registers (see page 41 through page 43).
D23	R/W	DCA3	0x0	DmaCh*N*Abort N = 3, 2, 1, or 0 0 Normal operation 1 Close current buffer descriptor, then stop operation. This bit must be cleared to start the next print job. The DmaCh*N*En bit must also be cleared during the same write, after the DmaCh*N*AIP interrupt indicating that the abort has finished.
D22	R/W	DCA2	0x0	
D21	R/W	DCA1	0x0	
D20	R/W	DCA0	0x0	

Table 10: Print Engine Controller General Configuration register

Bits	Access	Mnemonic	Reset	Description
D19	R/W	DCE3	0x0	DmaChNEn N = 3, 2, 1, or 0 0 Disable the DMA channel 1 Enable the DMA channel These bits must be set high by system software to start sending image data. After a single or multi-page print job has completed, the bit must be cleared before being set high for the next print job.
D18	R/W	DCE2	0x0	
D17	R/W	DCE1	0x0	
D16	R/W	DCE0	0x0	
D15	R/W	ABS	0x0	AhbBurstSize 0 Use burst INCR8 1 Use burst INCR16
D14	N/A	Reserved	N/A	N/A
D13	R/W	DCR	0x0	DmaControllerReset 0 Soft reset 1 Enable
D12	R/W	PEIR	0x0	PrintEngineReset 0 Soft reset 1 Enable
D11	R/W	OFR3	0x0	OutputFifo3Reset 0 Soft reset 1 Enable
D10	R/W	OFR2	0x0	OutputFifo2Reset 0 Soft reset 1 Enable
D09	R/W	OFR1	0x0	OutputFifo1Reset 0 Soft reset 1 Enable
D08	R/W	OFR0	0x0	OutputFifo0Reset 0 Soft reset 1 Enable
D07	R/W	IFR3	0x0	InputFifo3Reset 0 Soft reset 1 Enable

Table 10: Print Engine Controller General Configuration register

Bits	Access	Mnemonic	Reset	Description
D06	R/W	IFR2	0x0	InputFifo2Reset 0 Soft reset 1 Enable
D05	R/W	IFR1	0x0	InputFifo1Reset 0 Soft reset 1 Enable
D04	R/W	IFR0	0x0	InputFifo0Reset 0 Soft reset 1 Enable
D03	R/W	JDR3	0x0	JbigDecoder3Reset 0 Soft reset 1 Enable
D02	R/W	JDR2	0x0	JbigDecoder2Reset 0 Soft reset 1 Enable
D01	R/W	JDR1	0x0	JbigDecoder1Reset 0 Soft reset 1 Enable
D00	R/W	JDR0	0x0	JbigDecoder0Reset 0 Soft reset 1 Enable

Table 10: Print Engine Controller General Configuration register

DMA Channel 3–0 Initial Buffer Descriptor Pointer registers

Address: A050 0004 / 0008 / 000C / 0010

The DMA Channel *N* Initial Buffer Descriptor Pointer registers provide the address of the first buffer descriptor field for each DMA channel. The address is a 32-bit field.

The register shown is for DMA Channel 3 Initial Buffer Descriptor (DIBD3). The format for registers DIBD2, DIBD1, and DIBD0 is the same as for this register.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:00	R/W	DIBD3	0x0	DmaCH*N*InitBdPtr The first buffer descriptor in the ring. Used when the `Wrap` bit is found, indicating the last buffer descriptor in the list.
D31:00	R/W	DIBD2	0x0	
D31:00	R/W	DIBD1	0x0	
D31:00	R/W	DIBD0	0x0	

Table 11: DMA Channel 3–0 Initial Buffer Descriptor Pointer register

DMA Channel 3–0 Current Buffer Descriptor Pointer register

Address: A050 0014 / 0018 / 001C / 0020

The DMA Channel *N* Current Buffer Descriptor Pointer registers provide the address of the first buffer descriptor in the next print job to be started.

The register shown is for DMA Channel 3 Current Buffer Descriptor (DCBD3). The format for registers DCBD2, DCBD1, and DCBD0 is the same as for this register.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:00	R/W	DCBD3	0x0	DmaCh*N*CurrBdPtr The current buffer descriptor pointer. After system software has set up the buffer descriptors and buffers for a print job, it writes the address of the first buffer descriptor in the list here.
D31:00	R/W	DCBD2	0x0	
D31:00	R/W	DCBD1	0x0	
D31:00	R/W	DCBD0	0x0	

Table 12: DMA Channel 3–0 Current Buffer Descriptor Pointer register

Interrupt Status register

Address: A050 0024

The Interrupt Status register allows system software to determine the source of the interrupt from the Video Interface module.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OFIUP	OFRIP	AERR IP	PEIIP	NLIP3	NLIP2	NLIP1	NLIP0	ERR IP3	ERR IP2	ERR IP1	ERR IP0	NCIP3	NCIP2	NCIP1	NCIP0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AIP3	AIP2	AIP1	AIP0	BN RIP3	BN RIP2	BN RIP1	BN RIP0	LIP3	LIP2	LIP1	LIP0	EIP3	EIP2	EIP1	EIP0

Register bit definition

Bits	Access	Mnemonic	Reset	Description
D31	R/W	OFUIP	0x0	OutputFifoUnderflowIP The output FIFO underflow IP is active. The Output FIFO modules must be reset if this interrupt occurs.
D30	R/W	OFRIP	0x0	OutputFIFOReadyIP The output FIFO ready interrupt is active. The Print Engine Interface module can be enabled after this interrupt is received.

Table 13: Interrupt Status register

Bits	Access	Mnemonic	Reset	Description
D29	R/W	AERRIP	0x0	AHB error An AHB error was found by one of the DMA controllers. The DMA channels stop until the DmaErrClr (see page 28) bit is toggled.
D28	R/W	PEIIP	0x0	Print Engine Interface IP The Print Engine Interface module has an interrupt pending. Read the Video Status register (see page 60) to determine the source of the interrupt.
D27	R/W	NLIP3	0x0	JbigDecoder*N*NLIP N = 3, 2, 1, or 0 JBIG decoder NEWLEN marker received. **Note:** Applies only to fax applications. This interrupt should be disabled for printer applications.
D26	R/W	NLIP2	0x0	
D25	R/W	NLIP1	0x0	
D24	R/W	NLIP0	0x0	
D23	R/W	ERRIP3	0x0	JbigDecoderNERRIP N = 3, 2, 1, or 0 JBIG decoder error interrupt. Indicates the JBIG decoder stopped due to an error condition. Read the JBIG Decoder Error Interrupt Status register (see page 37) to determine the source of the interrupt.
D22	R/W	ERRIP2	0x0	
D21	R/W	ERRIP1	0x0	
D20	R/W	ERRIP0	0x0	
D19	R/W	NCIP3	0x0	JbigDecoder*N*NCIP N = 3, 2, 1, or 0 JBIG decoder normal completion interrupt. The done signal is asserted, indicating a complete JBIG plane has been decoded.
D18	R/W	NCIP2	0x0	
D17	R/W	NCIP1	0x0	
D16	R/W	NCIP0	0x0	
D15	R/W	AIP3	0x0	DmaCh*N*AIP N = 3, 2, 1, or 0 The DMA controller stopped because the DMA channel abort bit is set for a particular channel.
D14	R/W	AIP2	0x0	
D13	R/W	AIP1	0x0	
D12	R/W	AIP0	0x0	

Table 13: Interrupt Status register

Bits	Access	Mnemonic	Reset	Description
D11	R/W	BNRIP3	0x0	DmaCH*N*BNRIP A buffer descriptor with the F bit not set was read. When this happens, the DMA channel stops until the DmaErrClr bit (see page 28) is toggled.
D10	R/W	BNRIP2	0x0	
D09	R/W	BNRIP1	0x0	
D08	R/W	BNRIP0	0x0	
D07	R/W	LIP3	0x0	DmaCh*N*Last The last buffer descriptor in an image has been read (L bit set).
D06	R/W	LIP2	0x0	
D05	R/W	LIP1	0x0	
D04	R/W	LIP0	0x0	
D03	R/W	EIP3	0x0	DmaCh*N*End The last buffer descriptor in a print job has been read (E bit set).
D02	R/W	EIP2	0x0	
D01	R/W	EIP1	0x0	
D00	R/W	EIP0	0x0	

Table 13: Interrupt Status register

Interrupt Enable register

Address: A050 0028

The Interrupt Enable register enables interrupt sources to generate an interrupt to the CPU.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OFUE	OFRIE	AERR IE	PEIIE	NLIE3	NLIE2	NLIE1	NLIE0	ERR IE3	ERR IE2	ERR IE1	ERR IE0	NCIE3	NCIE2	NCIE1	NCIE0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AIE3	AIE2	AIE1	AIE0	BN RIE3	BN RIE2	BN RIE1	BN RIE0	LIE3	LIE2	LIE1	LIE0	EIE3	EIE2	EIE1	EIE0

Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31	R/W	OFUE	0x0	OutputFifoUnderflowEnable 0 Interrupt source is disabled 1 Interrupt source is enabled. The interrupt source is visible in the Interrupt Status register but does not cause the interrupt to be asserted to the CPU.
D30	R/W	OFRIE	0x0	OutputFifoReadyEnable 0 Interrupt source is disabled 1 Interrupt source is enabled. The interrupt source is visible in the Interrupt Status register but does not cause the interrupt to be asserted to the CPU.
D29	R/W	AERRIE	0x0	AHBErrorIntEnable 0 Interrupt source is disabled 1 Interrupt source is enabled. The interrupt source is visible in the Interrupt Status register but does not cause the interrupt to be asserted to the CPU.
D28	R/W	PEIIE	0x0	Print Engine Interface IP enable 0 Interrupt source is disabled 1 Interrupt source is enabled. The interrupt source is visible in the Interrupt Status register but does not cause the interrupt to be asserted to the CPU.
D27	R/W	NLIE3	0x0	JbigDecoderNNLIPEnable N = 3, 2, 1, or 0; JBIG decoder NEWLEN marker. **Note:** Applies only to fax applications. This interrupt should be disabled for printer applications.
D26	R/W	NLIE2	0x0	
D25	R/W	NLIE1	0x0	
D24	R/W	NLIE0	0x0	

Table 14: Interrupt Enable register

Bits	Access	Mnemonic	Reset	Description
D23	R/W	ERRIE3	0x0	JbigDecoderNERRIPEnable N = 3, 2, 1, or 0; JBIG decoder error interrupt. 0 Interrupt source is disabled 1 Interrupt source is enabled. The interrupt source is visible in the Interrupt Status register but does not cause the interrupt to be asserted to the CPU.
D22	R/W	ERRIE2	0x0	
D21	R/W	ERRIE1	0x0	
D20	R/W	ERRIE0	0x0	
D19	R/W	NCIE3	0x0	JbigDecoder*N*NCIPEnable N = 3, 2, 1, or 0; JBIG decoder normal completion interrupt. 0 Interrupt source is disabled 1 Interrupt source is enabled. The interrupt source is visible in the Interrupt Status register but does not cause the interrupt to be asserted to the CPU.
D18	R/W	NCIE2	0x0	
D17	R/W	NCIE1	0x0	
D16	R/W	NCIE0	0x0	
D15	R/W	AIE3	0x0	DmaCh*N*AIPEnable N = 3, 2, 1, or 0 0 Interrupt source is disabled 1 Interrupt source is enabled. The interrupt source is visible in the Interrupt Status register but does not cause the interrupt to be asserted to the CPU.
D14	R/W	AIE2	0x0	
D13	R/W	AIE1	0x0	
D12	R/W	AIE0	0x0	
D11	R/W	BNRIE3	0x0	DmaCh*N*BNRIPEnable N = 3, 2, 1, or 0 0 Interrupt source is disabled 1 Interrupt source is enabled. The interrupt source is visible in the Interrupt Status register but does not cause the interrupt to be asserted to the CPU.
D10	R/W	BNRIE2	0x0	
D09	R/W	BNRIE1	0x0	
D08	R/W	BNRIE0	0x0	
D07	R/W	LIE3	0x0	DmaCh*N*LastEnable N = 3, 2, 1, or 0; last buffer descriptor. 0 Interrupt source is disabled 1 Interrupt source is enabled. The interrupt source is visible in the Interrupt Status register but does not cause the interrupt to be asserted to the CPU.
D06	R/W	LIE2	0x0	
D05	R/W	LIE1	0x0	
D04	R/W	LIE0	0x0	

Table 14: Interrupt Enable register

Bits	Access	Mnemonic	Reset	Description
D03	R/W	EIE3	0x0	DmaCh*N*EndEnable N = 3, 2, 1, or 0; end buffer descriptor. 0 Interrupt source is disabled 1 Interrupt source is enabled. The interrupt source is visible in the Interrupt Status register but does not cause the interrupt to be asserted to the CPU.
D02	R/W	EIE2	0x0	
D01	R/W	EIE1	0x0	
D00	R/W	EIE0	0x0	

Table 14: Interrupt Enable register

JBIG Decoder Error Interrupt Status register

Address: A050 002C

The JBIG Decoder Error Interrupt Status register allows system software to determine the source of the error interrupts from the JBIG Decoder modules.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:20	N/A	Reserved	N/A	N/A

Table 15: JBIG Decoder Error Interrupt Status register

Bits	Access	Mnemonic	Reset	Description
D19:15	RR	DERR3	0x0	JbigDecoder*N*Error N = 3, 2, 1, or 0 00000 No error xx001 Invalid escape code found xx010 Non-zero AT marker at start of image xx011 ATPIXEL in X direction out of range (>127) xx100 ATPIXEL movement in Y direction xx101 NEWLEN marker out of range (>64K) xx110 Comment LC out of range (>64K) xx111 Missing end of stripe x1xxx JBIG header detected when the decoder was expecting JBIG compressed data for the current image 1xxxx Reserved
D14:10	RR	DERR2	0x0	
D09:05	RR	DERR1	0x0	
D04:00	RR	DERR0	0x0	

Table 15: JBIG Decoder Error Interrupt Status register

Output FIFO Ready Threshold register

Address: A050 0030

The Output FIFO ready Threshold register determines the threshold for the `output_fifo_ready` signals to be asserted. This register is used for all output FIFOs.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:11	R	Reserved	0x0	N/A
D10:00	R/W	OFRT	0x0	OutputFifoReadyThreshold The `output_fifo_ready` signals are asserted when the FIFO depth is greater than this programmable value.

Table 16: Output FIFO Ready Threshold register

Output FIFO [3–0] Status register

Address: A050 0034

The Output FIFO [3-0] Status register can be read to verify the status of the output FIFOs. This register should be read before reading the output FIFOs in diagnostic mode.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	NA	Reserved	N/A	N/A
D15	R	OFF3	0x0	OutputFifo3Full 1 FIFO full
D14	R	OFR3	0x0	OutputFifo3Ready 1 FIFO ready
D13	N/A	Reserved	N/A	N/A
D12	R	OFE3	0x1	OutputFifo3Empty 1 FIFO empty

Table 17: Output FIFO Status register

Bits	Access	Mnemonic	Reset	Description
D11	R	OFF2	0x0	OutputFifo2Full 1 FIFO full
D10	R	OFR2	0x0	OutputFifo2Ready 1 FIFO ready
D09	N/A	Reserved	N/A	N/A
D08	R	OFE2	0x1	OutputFifo2Empty 1 FIFO empty
D07	R	OFF1	0x0	OutputFifo1Full 1 FIFO full
D06	R	OFR1	0x0	OutputFifo1Ready 1 FIFO ready
D05	N/A	Reserved	N/A	N/A
D04	R	OFE1	0x1	OutputFifo1Empty 1 FIFO empty
D03	R	OFF0	0x0	OutputFifo0Full 1 FIFO full
D02	R	OFR0	0x0	OutputFifo0Ready 1 FIFO ready
D01	N/A	Reserved	N/A	N/A
D00	R	OFE0	0x1	OutputFifo0Empty 1 FIFO empty

Table 17: Output FIFO Status register

Output FIFO 3 Diagnostic Read register

Address: A050 0038

When the output FIFOs are set to diagnostic mode (`OutputFifoDiagEn` = 1), Output FIFO 3 can be read from this register.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	R	Reserved	0x0	N/A
D15:00	R	OFRD3	0x0	OutputFifo3ReadData Read the Output FIFO Status register before reading this register, to find out if data is available.

Table 18: Output FIFO 3 Diagnostic Read register

Output FIFO 2 Diagnostic Read register

Address: A050 003C

When the output FIFOs are set to diagnostic mode (`OutputFifoDiagEn = 1`), Output FIFO 2 can be read from this register.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	R	Reserved	0x0	N/A
D15:00	R	OFRD2	0x0	OutputFifo2ReadData Read the Output FIFO Status register before reading this register, to find out if data is available.

Table 19: Output FIFO 2 Diagnostic Read register

Output FIFO 1 Diagnostic Read register

Address: A050 0040

When the output FIFOs are set to diagnostic mode (`OutputFifoDiagEn = 1`), Output FIFO 1 can be read from this register.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	R	Reserved	0x0	N/A
D15:00	R	OFRD1	0x0	OutputFifo1ReadData Read the Output FIFO Status register before reading this register, to find out if data is available.

Table 20: Output FIFO 1 Diagnostic Read register

Output FIFO 0 Diagnostic Read register

Address: A050 0044

When the output FIFOs are set to diagnostic mode (`OutputFifoDiagEn = 1`), Output FIFO 0 can be read from this register.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	R	Reserved	0x0	N/A
D15:00	R	OFRD0	0x0	OutputFifo0ReadData Read the Output FIFO Status register before reading this register, to find out if data is available.

Table 21: Output FIFO 0 Diagnostic Read register

Video PLL Configuration register

Address: A050 0048

The Video PLL Configuration register configures the video PLL and clock generation circuit.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31	R	VPLLL	0x0	VideoPllLocked You must monitor this register after the video PLL settings have been changed. This bit must be read as a 1 before printing operation can begin.
D30:17	R	Reserved	0x0	N/A
D16	R/W	VHM	0x1	VsyncHsyncMode 0 Do not synchronize the VSYNC signal to the HSYNC signal 1 Synchronize the VSYNC signal to HSYNC. This is necessary for applications that use one VSYNC/HSYNC pair for all four planes, and VSYNC and HSYNC are asynchronous. **Note:** This bit must be programmed after the Horizontal Sync Polarity and Vertical Sync Polarity bits have been programmed in the Video Control register (see "Video Control register" on page 57). When recovering from an abort due to a paper jam or other printer problem, VsyncHsyncMode must be set before the module resets occur.
D15	R/W	OXM	0x0	One X mode 0 Use the PLL divider as programmed in the DividerValue field (D12:10) 1 Set the divide value to 1
D14	R/W	PLLBM	0x0	PllBypassMultisource 0 Use the source as selected by PllBypass (D09) 1 Bypass the PLL and use the four external clocks (vclk_0-vclk_3) to drive the clock generators
D13	R/W	UPLLS	0x0	Update PLL settings Write a 1 to this bit to cause the PLL settings to be written to the PLL. This bit must be cleared before the next PLL change.

Table 22: Video PLL Configuration register

Bits	Access	Mnemonic	Reset	Description
D12:10	R/W	DVR	0x6	DividerValueR Controls the R divide value in the video clock generation circuit, as shown: 000 Divide by 16 001 Divide by 32 010 Divide by 64 011 Divide by 128 100 Divide by 256 101 Divide by 2 110 Divide by 4 111 Divide by 8
D09	R/W	PLLBP	0x0	PLL bypass 0 Use the PLL to generate the VCO clock 1 Bypass the PLL and use the input reference clock as the VCO clock
D08:07	R/W	PLLFS	0x0	Frequency select — PLL output divider 00 Divide by 1 01 Divide by 2 10 Divide by 4 11 Divide by 8
D06:05	R	Reserved	0x0	N/A
D04:00	R/W	PLLND	0x1A	PLL multiplier setting The multiplier is PllNd + 1.

Table 22: Video PLL Configuration register

Video Clock Fine Tune register

Address: A050 004C

The Video Clock Fine Tune register finetunes the video clocks generated for each color plane. The register can be used to independently delay the starting edge of each video clock from the falling edge of `hsync_n`. The delay unit is one VCO clock cycle.

Note: If the VsyncHsyncMode bit is in the Video PLL Configuration register, the minimum value must be 8 times the DividerValueR decoded value. For example, if DividerValueR is `3'b111`, the divider value is 8. The minimum value for VideoClockDelay is 8x8 = 64.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:24	R/W	VCD3	0xB	VideoClockDelay3 Video clock delay, channel 3
D23:16	R/W	VCD2	0xB	VideoClockDelay2 Video clock delay, channel 2
D15:08	R/W	VCD1	0xB	VideoClockDelay1 Video clock delay, channel 1
D07:00	R/W	VCD0	0xB	VideoClockDelay0 Video clock delay, channel 0

Table 23: Video Clock Fine Tune register

Video HSYNC VSYNC Delay Channel 3

Address: A050 0050

The Video HSYNC VSYNC Delay Channel 3 register delays the HSYNC and VSYNC signals for channel 3:

- The delay unit for HSYNC is one VCO clock cycle.
- The delay unit for VSYNC is the HSYNC signal.

Notes:

- A value of 0 disables this feature.
- If this feature is used on a tandem engine, the minimum value for HSYNC and VSYNC is 1 for all channels.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	R/W	VOC3	0x0	VSYNC offset channel 3
D15:00	R/W	HOC3	0x0	HSYNC offset channel 3

Table 24: Video HSYNC VSYNC Delay Channel 3 register

Video HSYNC VSYNC Delay Channel 2

Address: A050 0054

The Video HSYNC VSYNC Delay Channel 2 register delays the HSYNC and VSYNC signals for channel 2:

- The delay unit for HSYNC is one VCO Clock cycle.
- The delay unit for VSYNC is the HSYNC signal.

Notes:

- A value of 0 disables this feature.
- If this feature is used on a tandem engine, the minimum value for HSYNC and VSYNC is 1 for all channels.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	R/W	VOC2	0x0	VSYNC offset channel 2
D15:00	R/W	HOC2	0x0	HSYNC offset channel 2

Table 25: Video HSYNC VSYNC Delay Channel 2 register

Video HSYNC VSYNC Delay Channel 1

Address: A050 0058

The Video HSYNC VSYNC Delay Channel 1 register delays the HSYNC and VSYNC signals for channel 1:

- The delay unit for HSYNC is one VCO Clock cycle.
- The delay unit for VSYNC is the HSYNC signal.

Notes:

- A value of 0 disables this feature.
- If this feature is used on a tandem engine, the minimum value for HSYNC and VSYNC is 1 for all channels.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	R/W	VOC1	0x0	VSYNC offset channel 1
D15:00	R/W	HOC1	0x0	HSYNC offset channel 1

Table 26: Video HSYNC VSYNC Delay Channel 1 register

Video HSYNC VSYNC Delay Channel 0

Address: A050 005C

The Video HSYNC VSYNC Delay Channel 0 register delays the HSYNC and VSYNC signals for channel 0:

- The delay unit for HSYNC is one VCO Clock cycle.
- The delay unit for VSYNC is the HSYNC signal.

Notes:

- A value of 0 disables this feature.
- If this feature is used on a tandem engine, the minimum value for HSYNC and VSYNC is 1 for all channels.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	R/W	VOC0	0x0	VSYNC offset channel 0
D15:00	R/W	HOC0	0x0	HSYNC offset channel 0

Table 27: Video HSYNC VSYNC Delay Channel 0 register bit definition

Output FIFO Ready/Underflow Interrupt Control and Status

Address: A050 0060

The Output FIFO Ready/Underflow Interrupt Control and Status register configures and reads the status of the output FIFO ready/underflow interrupt. The output FIFO ready and output FIFO underflow signals are combined to create two interrupts as configured by bits 0-3.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:12	R	Reserved	0x0	N/A
D11	R	OFUS3	0x0	Output FIFO underflow channel 3 status Raw status of output FIFO underflow status signals.
D10	R	OFUS2	0x0	Output FIFO underflow channel 2 status Raw status of output FIFO underflow status signals.
D09	R	OFUS1	0x0	Output FIFO underflow channel 1 status Raw status of output FIFO underflow status signals.
D08	R	OFUS0	0x0	Output FIFO underflow channel 0 status Raw status of output FIFO underflow status signals.
D07	R	OFRS3	0x0	Output FIFO ready channel 3 status Raw status of output FIFO ready status signals.
D06	R	OFRS2	0x0	Output FIFO ready channel 2 status Raw status of output FIFO ready status signals.
D05	R	OFRS1	0x0	Output FIFO ready channel 1 status Raw status of output FIFO ready status signals.
D04	R	OFSR0	0x0	Output FIFO ready channel 0 status Raw status of output FIFO ready status signals.
D03	R/W	OFRUE3	0x0	Output FIFO ready/underflow enable channel 3 0 Disable channel in interrupt generation 1 Enable channel in interrupt generation

Table 28: Output FIFO Ready/Underflow Interrupt Control and Status register

Bits	Access	Mnemonic	Reset	Description
D02	R/W	OFRUE2	0x0	Output FIFO ready/underflow enable channel 2 0 Disable channel in interrupt generation 1 Enable channel in interrupt generation
D01	R/W	OFRUE1	0x0	Output FIFO ready/underflow enable channel 1 0 Disable channel in interrupt generation 1 Enable channel in interrupt generation
D00	R/W	OFRUE0	0x0	Output FIFO ready/underflow enable channel 0 0 Disable channel in interrupt generation 1 Enable channel in interrupt generation

Table 28: Output FIFO Ready/Underflow Interrupt Control and Status register

JBIG Decoder Host Interface registers

The JBIG Decoder Host Interface registers are the same for each JBIG Decoder Host interface. Each register is explained only once in this section.

JBIG Decoder 3 Host Interface

Address range: A050 0100–01FF
Reserved addresses within the interface are: A050 0100-0120, A050 0128-0140, A050 0150, and A050 0158-0178.

JBIG Decoder 2 Host Interface

Address range: A050 0200–02FF
Reserved addresses within the interface are: A050 0200-0220, A050 0228-0240, A050 0250, and A050 0258-0278.

JBIG Decoder 1 Host Interface

Address range: A050 0300–03FF
Reserved addresses within the interface are: A050 0300-0320, A050 0328-0340, A050 0350, and A050 0358-0378.

JBIG Decoder 0 Host Interface

Address range: A050 0400–04FF
Reserved addresses within the interface are: A050 0400-0420, A050 0428-0440, A050 0450, and A050 0458--478.

Lines per Stripe in Image

Address: A050 0124 / 0224 / 0324 / 0424
The Line per Stripe in Image register sets the number of lines per stripe in the image being decoded.

Note: This field does not apply if using auto-header processing mode.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	R	Reserved	0x0	N/A
D15:00	R/W	SL	0x0	Stripe_Lines Number of lines per stripe in image

Table 29: Lines per Stripe in Image

Pixels per Line in Image

Address: A050 0144 / 0244 / 0344 / 0444
The Pixels per Line in Image register sets the number of pixels per line in the image being decoded.

Note: This field does not apply if using auto-header processing mode.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	R	Reserved	0x0	N/A
D15:00	R/W	PIXIN	0x0	Pixel_In Number of pixels per line in image

Table 30: Pixels per Line in Image

Total Lines in Image

Address: A050 0148 / 0248 / 0348 / 0448
The Total Lines in Image register sets the number of lines in the image to be decoded.

Note: This field does not apply if using auto-header processing mode.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:16	R	Reserved	0x0	N/A
D15:00	R/W	INL	0x0	In_Lines Number of lines in image

Table 31: Total Lines in Image

JBIG Control register

Address: A050 14C / 024C / 034C / 044C

The JBIG Control register sets the JBIG header parameters for the image to be decoded.

Note: This field does not apply if using auto-header processing mode.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:12	N/A	Reserved	0x0	N/A
D11	N/A	Reserved	0x1	N/A
D10	N/A	Reserved	0x0	N/A
D09	N/A	Reserved	0x1	N/A
D08	N/A	Reserved	0x0	N/A
D07	R/W	CX3	0x0	Cx_3line 0 Three line template encoded 1 Two line template encoded

Table 32: JBIG Control register

Bits	Access	Mnemonic	Reset	Description
D06:00	R/W	ATP	0x0	At_Pixel AT pixel location

Table 32: JBIG Control register

Auto-Header mode

Address: A050 0154 / 0254 / 0354 / 0454

The Auto-Header Mode register controls the JBIG Decoder operating mode.



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:04	R	Reserved	0x0	N/A
D03	R/W	ABP	0x0	Active bit plane Always set to 1 (Bit plane 1)
D02	R/W	BP2MH	0x0	Bit plane 2 manual header mode 0 Auto-header mode 1 Manual header mode
D01	R/W	BP1MH	0x0	Bit plane 1 manual header mode 0 Auto-header mode 1 Manual header mode

Table 33: Auto-Header Mode register

Bits	Access	Mnemonic	Reset	Description
D00	R/W	AHME	0x0	Auto-header mode enable 0 You parse the JBIG header and manually program the JBIG settings. 1 The JBIG decoder parses the JBIG header and extracts the JBIG control parameters automatically.

Table 33: Auto-Header Mode register

Enable Status register

Address: A050 017C / 027C / 037C / 047C



Register bit assignment

Bits	Access	Mnemonic	Reset	Description
D31:01	R	Reserved	0x0	N/A
D00	R	Enable	0x0	Enable 0 JBIG decoder idle 1 JBIG decoder active

Table 34: Enable Status register