



REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE	
APPROVALS:		DATE:	TITLE				
DESIGNED:		xx/xx/xx	XBP SX 1W Development Board				
DRAWN:		xx/xx/xx	PCA, XBX-U-DEV, RF Pad				
CHECKED:		xx/xx/xx	XBX socket				
ENGINEER:		xx/xx/xx	PART NO.		REV.		
			55001841-04		F		
© Digi International Inc. All rights reserved						DO NOT SCALE DRAWING	SHEET 1 of 10




REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS:		DATE:	TITLE			
DESIGNED:		xx/xx/xx	XBP SX 1W Development Board			
DRAWN:		xx/xx/xx	PCA, XBX-U-DEV, RF Pad			
CHECKED:		xx/xx/xx	USB, FTDI, and RESET			
ENGINEER:		xx/xx/xx	PART NO.		REV.	
© Digi International Inc.		55001841-04		F		
All rights reserved		DO NOT SCALE DRAWING		SHEET 2 of 10		



The FTDI chip will control both the UART and SPI lines over the entire XBee Voltage range due to these unidirectional translators. If GPIO testing is desired, the NI I/O control device must be used.

The RS-232 transceiver will only be used on the certifications variant. The regulator, FTDI chip, translators, and all other unnecessary components will be removed. This will allow the certification lab to accurately test the module.

REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS:		DATE:	TITLE			
DESIGNED:		xx/xx/xx	XBP SX 1W Development Board			
DRAWN:		xx/xx/xx	PCA, XBX-U-DEV, RF Pad			
CHECKED:		xx/xx/xx	FTDI I/O and DB9 Connections			
ENGINEER:		xx/xx/xx	PART NO.		REV.	
© Digi International Inc. All rights reserved			55001841-04		F	
DO NOT SCALE DRAWING					SHEET 3 of 10	



J3
390088-02
DEFAULT PLACED ON PINS 2 AND 3 OF P4

This GND should be connected to P3.27 and P3.28


The NI I/O Control Device (USB-6003) is capable of testing up to 13 DIO lines and 2 AO lines. This device will be used to perform all analog and digital I/O testing.

The U9 analog switch will determine whether the digital or analog lines will be tested. When the select line is high, the analog lines will be tested. When the select line is low, the digital lines will be tested. The default will be digital.

This GND should be connected to P3.27 and P3.28


REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS:		DATE:	TITLE			
DESIGNED:		xx/xx/xx	XBP SX 1W Development Board			
DRAWN:		xx/xx/xx	PCA, XBX-U-DEV, RF Pad			
CHECKED:		xx/xx/xx	NI Device I/O Connections			
ENGINEER:		xx/xx/xx	PART NO.		REV.	
© Digi International Inc. All rights reserved		55001841-04		F		
DO NOT SCALE DRAWING						SHEET 4 of 10

TEST POINTS




- Label TP3 "Power In" and TP4 as "GND". Place them near P7.
- Label TP5 "USB 5V" and place it near J1.
- Label TP6 "3.3V" and place near P5 and P6.
- Label TP7 "VCC XBX" and place near the XBX module.
- Label TP8 "VCC XBX BUFF" and place it anywhere.
- Label TP9 "GND" and place it near TP7.
- Label TP10 "VCC FTDI", TP11 "1.8V", and TP12 "GND". Place them near U1.
- Label TP13 "DB9 VCC" and place near J2.
- Place TP14-TP21 near U1
- Label TP14-TP17 as "A4" - "A7"
- Label TP18-TP21 as "D4" - "D7"

HEADERS




BUTTONS




REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS:		DATE:	TITLE			
DESIGNED:		xx/xx/xx	XBP SX 1W Development Board			
DRAWN:		xx/xx/xx	PCA, XBX-U-DEV, RF Pad			
CHECKED:		xx/xx/xx	Headers, Switches, and Test Points			
ENGINEER:		xx/xx/xx	PART NO.		REV.	
© Digi International Inc. All rights reserved		55001841-04		F		
DO NOT SCALE DRAWING						SHEET 5 of 10


3.3V SWITCHING REGULATOR




CURRENT TESTING




Sensing Power Supply




FTDI VCC



VCC XBEE BUFFER




OE INVERTER






REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS:		DATE:	TITLE			
DESIGNED:		xx/xx/xx	XBP SX 1W Development Board			
DRAWN:		xx/xx/xx	PCA, XBX-U-DEV, RF Pad			
CHECKED:		xx/xx/xx	Power - Supplies			
ENGINEER:		xx/xx/xx	PART NO.		REV.	
© Digi International Inc.		55001841-04		F		
All rights reserved		DO NOT SCALE DRAWING		SHEET 6 of 10		


FTDI CHIP




- Place C27 close to U1.12
- Place C28 close to U1.37
- Place C29 close to U1.64
- Place C30 close to U1.20
- Place C31 close to U1.31
- Place C32 close to U1.42
- Place C33 close to U1.56
- Place C34 close to U1.50
- Place C35 and C36 close to U1.9
- Place C37 and C38 close to U1.4
- Place C39 and C40 close to U1.49




COMPARATOR




EEPROM




RESET INVERTER




DB9 to RS232



TRANSLATORS




NI ANALOG SWITCH




REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS:		DATE:	TITLE			
DESIGNED:		xx/xx/xx	XBP SX 1W Development Board			
DRAWN:		xx/xx/xx	PCA, XBX-U-DEV, RF Pad			
CHECKED:		xx/xx/xx	Power - Chips			
ENGINEER:		xx/xx/xx	PART NO.		REV.	
© Digi International Inc.		55001841-04		F		
All rights reserved		DO NOT SCALE DRAWING		SHEET 7 of 10		


ON/SLEEP LED




RSSI LEDs



OTHER LEDs



DOUT, DIN, AND ASSOC LEDS



REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS:		DATE:	TITLE			
DESIGNED:		xx/xx/xx	XBP SX 1W Development Board			
DRAWN:		xx/xx/xx	PCA, XBx-U-DEV, RF Pad			
CHECKED:		xx/xx/xx	LEDs			
ENGINEER:		xx/xx/xx	PART NO.		REV.	
© Digi International Inc.			55001841-04		F	
All rights reserved			DO NOT SCALE DRAWING		SHEET 8 of 10	

Notes




- The FT4232H chip has 4 separate I/O ports. Each of these ports can be set to different modes at any time. Only one mode can be set on a port at a time. All of the ports can be set to serial, asynchronous bit-bang, or synchronous bit-bang. Only ports A and B can be set to MPSSE mode, which includes SPI, I2C, and JTAG modes. The default state for all of the ports will be UART whenever plugged in. This cannot be changed.
- The FT4232H chip supports two modes for the SPI clock. The first mode supports speeds from 92 Hz to 6 MHz and follows the equation below (CD is the clock divisor and must be an integer:

$$f = 12\text{MHz} / (2 * (1 + \text{CD}))$$


The other mode can handle speeds between 460 Hz and 30 MHz and follows the equation below:


$$f = 60 \text{ MHz} / (2 * (1 + \text{CD}))$$

The MOSI and MISO lines are synchronous with the SPI clock. All of the other GPIO pins are not.
- Place TP1 and TP2 next to each other in an 0603 layout (within 60 mil of each other).




REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS:		DATE:	TITLE			
DESIGNED:		xx/xx/xx	XBP SX 1W Development Board			
DRAWN:		xx/xx/xx	PCA, XBX-U-DEV, RF Pad			
CHECKED:		xx/xx/xx	Notes and Mechanicals			
ENGINEER:		xx/xx/xx	PART NO.		REV.	
			55001841-04		F	
© Digi International Inc. All rights reserved			DO NOT SCALE DRAWING		SHEET 9 of 10	







XBX TEST POINTS	
GND	RF_SEL
VCC	DIO0
DOUT	DIO1
DIN	DIO2
DIO12	DIO3
#RST	#RTS
RSSI	ASSOC
PWM1	VREF
BKGD	ON_SLP
#DTR	#CTS
GND	DIO4
#SAT	RES
GND	GND
SCLK	JTMS
#SSEL	JTDI
SMOSI	JTDO
SMISO	JTCK

REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS:		DATE:	 DIGI INTERNATIONAL MINNETONKA, MN 55343			
DESIGNED:		TITLE				
DRAWN:		Top Assembly				
CHECKED:		PCA, XBX-U-DEV, RF Pad				
ENGINEER:		PART NO.	55001841-04		REV.	F
UNLESS OTHERWISE SPECIFIED:						
TOL: .XX=+/-'.010"		.XXX=+/-'.005"		DO NOT SCALE DRAWING		





REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
APPROVALS:		DATE:	 <small>DIGI INTERNATIONAL MINNETONKA, MN 55343</small>			
DESIGNED:		TITLE				
DRAWN:		Bottom Assembly				
CHECKED:		PCA, XB-X-U-DEV, RF Pad				
ENGINEER:		PART NO.	55001841-04	REV.	F	
UNLESS OTHERWISE SPECIFIED:		TOL: .xxx+/--.010" .xxx+/--.005"		DO NOT SCALE DRAWING SHEET 2 of 2		