



Rabbit 2000/3000 Microprocessor

Instruction Reference Manual

019-0098 C • 020416



Table of Contents

1. Alphabetical Listing of Instructions	1
2. Instructions Listed by Group	3
3. Document Conventions	7
4. Processor Registers	11
5. OpCode Descriptions	13
6. Quick Reference Table	111

1. Alphabetical Listing of Instructions

A

ADC A,n	14
ADC A,r	14
ADC A,(HL)	13
ADC A,(IX+d)	13
ADC A,(IY+d)	13
ADC HL,ss	15
ADD A,n	16
ADD A,r	16
ADD A,(HL)	15
ADD A,(IX+d)	15
ADD A,(IY+d)	15
ADD HL,ss	17
ADD IX,xx	18
ADD IY,yy	18
ADD SP,d	18
ALTD	19
AND HL,DE	21
AND IX,DE	21
AND IY,DE	21
AND n	22
AND r	22
AND (HL)	20
AND (IX+d)	20
AND (IY+d)	20

B

BIT b,r	24
BIT b,(HL)	23
BIT b,(IX+d)	23
BIT b,(IY+d)	23
BOOL HL	24
BOOL IX	25
BOOL IY	25

C

CALL mn	25
CCF	26
CP n	27
CP r	27
CP (HL)	26
CP (IX+d)	26
CP (IY+d)	26
CPL	28

D

DEC IX	29
DEC IY	29
DEC r	29
DEC ss	30
DEC (HL)	28
DEC (IX+d)	28
DEC (IY+d)	28
DJNZ e	30

E

EX AF,AF'	32
EX DE',HL	32
EX DE,HL	32
EX (SP),HL	31
EX (SP),IX	31
EX (SP),IY	31
EXX	33

I

INC IX	34
INC IY	34
INC r	34
INC ss	35
INC (HL)	33
INC (IX+d)	33
INC (IY+d)	33
IOE	36
IOI	36
IPRES	38
IPSET 0	37
IPSET 1	37
IPSET 2	37
IPSET 3	37

J

JP f,mn	40
JP mn	39
JP (HL)	39
JP (IX)	39
JP (IY)	39
JR cc,e	41
JR e	41

L

LCALL x,mn	42
------------	----

LD A,EIR	50
LD A,IIR	50
LD A,XPC	50
LD A,(BC)	49
LD A,(DE)	49
LD A,(mn)	49
LD dd',BC	51
LD dd',DE	51
LD dd,mn	52
LD dd,(mn)	51
LD EIR,A	52
LD HL,IX	54
LD HL,IY	54
LD HL,(HL+d)	53
LD HL,(IX+d)	53
LD HL,(IY+d)	53
LD HL,(mn)	53
LD HL,(SP+n)	54
LD IIR,A	52
LD IX,HL	56
LD IX,mn	56
LD IX,(mn)	55
LD IX,(SP+n)	55
LD IY,HL	56
LD IY,mn	56
LD IY,(mn)	56
LD IY,(SP+n)	57
LD r,g	60
LD r,n	59
LD r,(HL)	58
LD r,(IX+d)	58
LD r,(IY+d)	58
LD SP,HL	61
LD SP,IX	61
LD SP,IY	61
LD XPC,A	61
LD (BC),A	43
LD (DE),A	43
LD (HL),n	43
LD (HL),r	43
LD (HL+d),HL	44
LD (IX+d),HL	45
LD (IX+d),n	45
LD (IX+d),r	45
LD (IY+d),HL	46
LD (IY+d),n	46
LD (IY+d),r	46
LD (mn),A	47

LD (mn),HL	47
LD (mn),IX	47
LD (mn),IY	47
LD (mn),ss	47
LD (SP+n),HL	48
LD (SP+n),IX	48
LD (SP+n),IY	48
LDD	62
LDDR	62
LDI	62
LDIR	62
LDP HL,(HL)	65
LDP HL,(IX)	65
LDP HL,(IY)	65
LDP HL,(mn)	66
LDP IX,(mn)	66
LDP IY,(mn)	66
LDP (HL),HL	63
LDP (IX),HL	63
LDP (IY),HL	63
LDP (mn),HL	64
LDP (mn),IX	64
LDP (mn),IY	64
LJP x,mn	67
LRET	67

M

MUL	68
-----------	----

N

NEG	69
NOP	69

O

OR HL,DE	71
OR IX,DE	71
OR IY,DE	71
OR n	72
OR r	72
OR (HL)	70
OR (IX+d)	70
OR (IY+d)	70

P

POP IP	73
POP IX	73
POP IY	73
POP zz	74
PUSH IP	75
PUSH IX	75
PUSH IY	75
PUSH zz	76

R

RA	89
RES b,r	78
RES b,(HL)	77
RES b,(IX+d)	77
RES b,(IY+d)	77
RET	79
RET f	80
RETI	81
RL DE	83
RL r	83
RL (HL)	82
RL (IX+d)	82
RL (IY+d)	82
RLA	84
RLC r	86
RLC (HL)	85
RLC (IX+d)	85
RLC (IY+d)	85
RLCA	86
RR DE	88
RR HL	88
RR IX	88
RR IY	88
RR r	89
RR (HL)	87
RR (IX+d)	87
RR (IY+d)	87
RRC r	91
RRC (HL)	90
RRC (IX+d)	90

RRC (IY+d)	90
RRCA	91
RST v	92

S

SBC A,n	94
SBC A,r	94
SBC A,(HL)	93
SBC HL,ss	95
SBC (IX+d)	93
SBC (IY+d)	93
SCF	95
SET b,r	97
SET b,(HL)	96
SET b,(IX+d)	96
SET b,(IY+d)	96
SLA r	99
SLA (HL)	98
SLA (IX+d)	98
SLA (IY+d)	98
SRA r	101
SRA (HL)	100
SRA (IX+d)	100
SRA (IY+d)	100
SRL r	103
SRL (HL)	102
SRL (IX+d)	102
SRL (IY+d)	102
SUB n	104
SUB r	105
SUB (HL)	104
SUB (IX+d)	104
SUB (IY+d)	104

X

XOR n	107
XOR r	107
XOR (HL)	106
XOR (IX+d)	106
XOR (IY+d)	106

2. Instructions Listed by Group

A. Load Immediate Data

LD dd,mn	52
LD IX,mn	56
LD IY,mn	56
LD r,n	59

B. Load and Store to an Immediate Address

LD (mn),A	47
LD (mn),HL	47
LD (mn),IX	47
LD (mn),IY	47
LD (mn),ss	47
LD A,(mn)	49
LD dd,(mn)	51
LD HL,(mn)	53
LD IX,(mn)	55
LD IY,(mn)	56

C. 8-bit Indexed Load and Store

LD (BC),A	43
LD (DE),A	43
LD (HL),n	43
LD (HL),r	43
LD (IX+d),n	45
LD (IX+d),r	45
LD (IY+d),n	46
LD (IY+d),r	46
LD A,(BC)	49
LD A,(DE)	49
LD r,(HL)	58
LD r,(IX+d)	58
LD r,(IY+d)	58

D. 16-bit Indexed Load and Store

LD (HL+d),HL	44
LD (IX+d),HL	45
LD (IY+d),HL	46
LD (SP+n),HL	48
LD (SP+n),IX	48
LD (SP+n),IY	48
LD HL,(HL+d)	53
LD HL,(IX+d)	53
LD HL,(IY+d)	53

LD HL,(SP+n)	54
LD IX,(SP+n)	55
LD IY,(SP+n)	57

E. 16-bit Load and Store to 20-bit Address

LDP (HL),HL	63
LDP (IX),HL	63
LDP (IY),HL	63
LDP (mn),HL	64
LDP (mn),IX	64
LDP (mn),IY	64
LDP HL,(HL)	65
LDP HL,(IX)	65
LDP HL,(IY)	65
LDP HL,(mn)	66
LDP IX,(mn)	66
LDP IY,(mn)	66

F. Register to Register Moves

LD A,EIR	50
LD A,IIR	50
LD A,XPC	50
LD dd',BC	51
LD dd',DE	51
LD EIR,A	52
LD HL,IX	54
LD HL,IY	54
LD IIR,A	52
LD IX,HL	56
LD IY,HL	56
LD r,g	60
LD SP,HL	61
LD SP,IX	61
LD SP,IY	61
LD XPC,A	61

G. Exchange

EX (SP),HL	31
EX (SP),IX	31
EX (SP),IY	31
EX AF,AF'	32
EX DE,HL	32
EX DE',HL	32

EXX	33	ADC A,n	14
H. Stack Manipulation		ADC A,r	14
POP IP	73	ADD A,(HL)	15
POP IX	73	ADD A,(IX+d)	15
POP IY	73	ADD A,(IY+d)	15
POP zz	74	ADD A,n	16
PUSH IP	75	ADD A,r	16
PUSH IX	75	AND (HL)	20
PUSH IY	75	AND (IX+d)	20
PUSH zz	76	AND (IY+d)	20
I. 16-bit Arithmetic, Logical, and Rotate		AND r	22
ADC HL,ss	15	CP (HL)	26
ADD HL,ss	17	CP (IX+d)	26
ADD IX,xx	18	CP (IY+d)	26
ADD IY,yy	18	CP n	27
ADD SP,d	18	CP r	27
AND HL,DE	21	NEG	69
AND IX,DE	21	OR (HL)	70
AND IY,DE	21	OR (IX+d)	70
BOOL HL	24	OR (IY+d)	70
BOOL IX	25	OR n	72
BOOL IY	25	OR r	72
DEC IX	29	SBC (IX+d)	93
DEC IY	29	SBC (IY+d)	93
DEC ss	30	SBC A,(HL)	93
INC IX	34	SBC A,n	94
INC IY	34	SBC A,r	94
INC ss	35	SUB (HL)	104
MUL	68	SUB (IX+d)	104
NEG	69	SUB (IY+d)	104
OR HL,DE	71	SUB n	104
OR IX,DE	71	SUB r	105
OR IY,DE	71	XOR (HL)	106
RL DE	83	XOR (IX+d)	106
RR DE	88	XOR (IY+d)	106
RR HL	88	XOR n	107
RR IX	88	XOR r	107
RR IY	88	K. 8-bit Bit Set, Reset, and Test	
SBC HL,ss	95	BIT b,(HL)	23
J. 8-bit Arithmetic and Logical		BIT b,(IX+d)	23
ADC A,(HL)	13	BIT b,(IY+d)	23
ADC A,(IX+d)	13	BIT b,r	24
ADC A,(IY+d)	13	RES b,(HL)	77
		RES b,(IX+d)	77
		RES b,(IY+d)	77

RES b,r	78	SRA r	101
SET b,(HL)	96	SRL (HL)	102
SET b,(IX+d)	96	SRL (IX+d)	102
SET b,(IY+d)	96	SRL (IY+d)	102
SET b,r	97	SRL r	103
L. 8-bit Increment and Decrement			
DEC (HL)	28	O. Instruction Prefixes	
DEC (IX+d)	28	ALTD	19
DEC (IY+d)	28	IOE	36
DEC r	29	IOI	36
INC (HL)	33	P. Block Moves	
INC (IX+d)	33	LDD	62
INC (IY+d)	33	LDDR	62
INC r	34	LDI	62
M. 8-bit Fast Accumulator		LDIR	62
CPL	28	Q. Control, Jump, and Call	
RLA	84	CALL mn	25
RLCA	86	DJNZ e	30
RRA	89	JP (HL)	39
RRCA	91	JP (IX)	39
N. 8-bit Shift and Rotate		JP (IY)	39
RL (HL)	82	JP f,mn	40
RL (IX+d)	82	JP mn	39
RL (IY+d)	82	JR cc,e	41
RLC (HL)	85	JR e	41
RLC (IX+d)	85	LCALL x,mn	42
RLC (IY+d)	85	LJP x,mn	67
RLC r	86	LRET	67
RR (HL)	87	RET	79
RR (IX+d)	87	RET f	80
RR (IY+d)	87	RETI	81
RR r	89	RST v	92
RRC (HL)	90	R. Miscellaneous	
RRC (IX+d)	90	CCF	26
RRC (IY+d)	90	IPSET 0	37
RRC r	91	IPSET 1	37
SLA (HL)	98	IPSET 2	37
SLA (IX+d)	98	IPSET 3	37
SLA (IY+d)	98	NOP	69
SLA r	99	SCF	95
SRA (HL)	100	S. New Instructions	
SRA (IX+d)	100	ADD SP,d	18
SRA (IY+d)	100		

ALTD	19
AND HL,DE	21
AND IX,DE	21
AND IY,DE	21
BOOL HL	24
BOOL IX	25
BOOL IY	25
EX (SP),HL	31
EX DE,HL	32
IOE	36
IOI	36
IPRES	38
IPSET 0	37
IPSET 1	37
IPSET 2	37
IPSET 3	37
LCALL x,mn	42
LD (HL+d),HL	44
LD (IX+d),HL	45
LD (IY+d),HL	46
LD (SP+n),HL	48
LD (SP+n),IX	48
LD (SP+n),IY	48
LD A,XPC	50
LD dd',BC	51
LD dd',DE	51
LD HL,(HL+d)	53
LD HL,(IX+d)	53
LD HL,(IY+d)	53
LD HL,(SP+n)	54
LD HL,IX	54
LD HL,IY	54
LD IX,(SP+n)	55
LD IX,HL	56
LD IY,(SP+n)	57
LD IY,HL	56
LD XPC,A	61
LDP (HL),HL	63
LDP (IX),HL	63
LDP (IY),HL	63
LDP (mn),HL	64
LDP (mn),IX	64
LDP (mn),IY	64
LDP HL,(HL)	65
LDP HL,(IX)	65
LDP HL,(IY)	65

LDP HL,(mn)	66
LDP IX,(mn)	66
LDP IY,(mn)	66
LJP x,mn	67
LRET	67
MUL	68
OR HL,DE	71
OR IX,DE	71
OR IY,DE	71
POP IP	73
PUSH IP	75
RETI	81
RL DE	83
RR DE	88
RR HL	88
RR IX	88
RR IY	88

T. Privileged Instructions

BIT b,(HL)	23
IPRES	38
IPSET 0	37
IPSET 1	37
IPSET 2	37
IPSET 3	37
LD A,XPC	50
LD SP,HL	61
LD SP,IX	61
LD SP,IY	61
LD XPC,A	61
POP IP	73
RETI	81

3. Document Conventions

Instruction Table Key

- **Opcode:** A hexadecimal representation of the value that the mnemonic instruction represents.
- **Instruction:** The mnemonic syntax of the instruction.
- **Clocks:** The number of clock cycles it takes to complete this instruction. The numbers in parenthesis are a breakdown of the total clocks. The number of clocks instructions take follows a general pattern. There are several Rabbit instructions that do not adhere to this pattern. Some instructions take more clocks and some have been enhanced to take fewer clocks.

Table 1: Clocks Breakdown

Process	Clocks
Each byte of the opcode.	2
Each data byte read.	2
Write to memory or external IO.	3
Write to internal IO.	2
Internal operation or computation.	1

- **Operation:** A symbolic representation of the operation performed.

ALTD, I/O and Flags Table Keys

Table 2: ALTD ("A" Column) Symbol Key

Flag			Description
F	R	SP	
•			ALTD selects alternate flags
	•		ALTD selects alternate destination register
		•	ALTD operation is a special case

Table 3: IOI and IOE ("I" Column) Symbol Key

Flag		Description
S	D	
	•	IOI and IOE affect destination
•		IOI and IOE affect source

Table 4: Flag Register Key

S	Z	L/V	C	Description
•				Sign flag affected
-				Sign flag not affected
	•			Zero flag affected
	-			Zero flag not affected
		L		LV flag contains logical check result
		V		LV flag set on arithmetic overflow result
		0		LV flag is cleared
		•		LV flag is affected
			•	Carry flag is affected
			-	Carry flag is not affected
			0	Carry flag is cleared
			1	Carry flag is set

Document Symbols Key

Table 5: Symbols


Rabbit	Z180	Meaning
<i>b</i>	<i>b</i>	Bit select (000 = bit 0, 001 = bit 1, 010 = bit 2, 011 = bit 3, 100 = bit 4, 101 = bit 5, 110 = bit 6, 111 = bit 7)
<i>cc</i>	<i>cc</i>	Condition code select (00 = NZ, 01 = Z, 10 = NC, 11 = C)
<i>d</i>	<i>d</i>	7-bit (signed) displacement. Expressed in two's complement.
<i>dd</i>	<i>ww</i>	word register select-destination (00 = BC, 01 = DE, 10 = HL, 11 = SP)
<i>dd'</i>		word register select-alternate(00 = BC', 01 = DE', 10 = HL')
<i>e</i>	<i>j</i>	8-bit (signed) displacement added to PC
<i>f</i>	<i>f</i>	condition code select (000 = NZ, 001 = Z, 010 = NC, 011 = C, 100 = LZ/NV, 101 = LO/V, 110 = P, 111 = M)
<i>m</i>	<i>m</i>	the most significant bits(MSB) of a 16-bit constant
<i>mn</i>	<i>mn</i>	16-bit constant
<i>n</i>	<i>n</i>	8-bit constant or the least significant bits(LSB) of a 16-bit constant
<i>r, g</i>	<i>g, g'</i>	byte register select (000 = B, 001 = C, 010 = D, 011 = E, 100 = H, 101 = L, 111 = A)
<i>ss</i>	<i>ww</i>	word register select-source (00 = BC, 01 = DE, 10 = HL, 11 = SP)
<i>v</i>	<i>v</i>	Restart address select (010 = 0020h, 011 = 0030h, 100 = 0040h, 101 = 0050h, 111 = 0070h)
<i>x</i>	<i>nbr</i>	an 8-bit constant to load into the XPC
<i>xx</i>	<i>xx</i>	word register select (00 = BC, 01 = DE, 10 = IX, 11 = SP)
<i>yy</i>	<i>yy</i>	word register select (00 = BC, 01 = DE, 10 = IY, 11 = SP)
<i>zz</i>	<i>zz</i>	word register select (00 = BC, 01 = DE, 10 = HL, 11 = AF)

Condition Codes

Table 6: Condition Code Description

Condition	Flag=Value	Description
NZ	Z=0	Not Zer0
Z	Z=1	Zero
NC	C=0	No Carry (C=0)
C	C=1	Carry (C=1)
P	S=0	Minus
M	S=1	Positive
LZ	L/V=0	For logic operations, Logic Zero (all of the four most significant bits of the result are zero)
NV	L/V=0	For arithmentic operations, No Overflow
LO	L/V=1	For logic operations, Logic One (one or more of the four most signif- icant bits of the result are one)
V	L/V=1	For arithmentic operations, Overflow

4. Processor Registers



5. OpCode Descriptions

ADC A, (HL)
 ADC A, (IX+d)
 ADC A, (IY+d)

Opcode	Instruction	Clocks	Operation
8E	ADC A, (HL)	5 (2, 1, 2)	A = A + (HL) + CF
DD 8E d	ADC A, (IX+d)	9 (2, 2, 2, 1, 2)	A = A + (IX+d) + CF
FD 8E d	ADC A, (IY+d)	9 (2, 2, 2, 1, 2)	A = A + (IY+d) + CF

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D
•	

Description

The data in the Accumulator is summed with the Carry Flag and with the data in memory whose location is:

- held in word register HL, or
- the sum of the data in index register IX and a displacement value *d*, or
- the sum of the data in index register IY and a displacement value *d*.

The result is then stored in the Accumulator.

ADC A, n

Opcode	Instruction	Clocks	Operation
CE n	ADC A, n	4 (2, 2)	$A = A + n + CF$

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

The 8-bit constant n is summed with the Carry Flag and with the data in the Accumulator. The sum is then stored in the Accumulator.

ADC A, r

Opcode	Instruction	Clocks	Operation
—	ADC A, r	2	$A = A + r + CF$
8F	ADC A, A	2	$A = A + A + CF$
88	ADC A, B	2	$A = A + B + CF$
89	ADC A, C	2	$A = A + C + CF$
8A	ADC A, D	2	$A = A + D + CF$
8B	ADC A, E	2	$A = A + E + CF$
8C	ADC A, H	2	$A = A + H + CF$
8D	ADC A, L	2	$A = A + L + CF$

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

The data in the Accumulator is summed with the Carry Flag, CF, and with the data in register r (any of the registers A, B, C, D, E, H, or L). The result is stored in the Accumulator.

ADC HL,ss

Opcode	Instruction	Clocks	Operation
—	ADC HL,ss	4 (2,2)	HL = HL + ss + CF
ED 4A	ADC HL,BC	4 (2,2)	HL = HL + BC + CF
ED 5A	ADC HL,DE	4 (2,2)	HL = HL + DE + CF
ED 6A	ADC HL,HL	4 (2,2)	HL = HL + HL + CF
ED 7A	ADC HL,SP	4 (2,2)	HL = HL + SP + CF

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

The data in the register pair HL is summed with the Carry Flag and with the data in word register ss (any of the word registers BC, DE, HL, or SP). The result is stored in HL.

ADD A, (HL)
 ADD A, (IX+d)
 ADD A, (IY+d)

Opcode	Instruction	Clocks	Operation
86	ADD A, (HL)	5 (2,1,2)	A = A + (HL)
DD 86 d	ADD A, (IX+d)	9 (2,2,2,1,2)	A = A + (IX+d)
FD 86 d	ADD A, (IY+d)	9 (2,2,2,1,2)	A = A + (IY+d)

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D
•	

Description

The data in the Accumulator is summed with the data in the memory location whose address is:

- held in word register HL, or
- the sum of the data in index register IX and a displacement value *d*, or
- the sum of the data in index register IY and a displacement value *d*.

The result is stored in the Accumulator.

ADD A, n

Opcode	Instruction	Clocks	Operation
C6 <i>n</i>	ADD A, <i>n</i>	4 (2, 2)	$A = A + n$

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

The data in the Accumulator is summed with the 8-bit constant *n*. The result is stored in the Accumulator.

ADD A, r

Opcode	Instruction	Clocks	Operation
—	ADD A, <i>r</i>	2	$A = A + r$
87	ADD A, A	2	$A = A + A$
80	ADD A, B	2	$A = A + B$
81	ADD A, C	2	$A = A + C$
82	ADD A, D	2	$A = A + D$
83	ADD A, E	2	$A = A + E$
84	ADD A, H	2	$A = A + H$
85	ADD A, L	2	$A = A + L$

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

The data in the Accumulator is summed with the data in register *r* (any of the registers A, B, C, D, E, H, or L). The result is stored in the Accumulator.

ADD HL,ss

Opcode	Instruction	Clocks	Operation
—	ADD HL,ss	2	HL = HL + ss
09	ADD HL,BC	2	HL = HL + BC
19	ADD HL,DE	2	HL = HL + DE
29	ADD HL,HL	2	HL = HL + HL
39	ADD HL,SP	2	HL = HL + SP

Flags						
S	Z			L/V		C
—	—			—		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

The data in the word register HL is summed with the data in the word register ss (any of the word registers BC, DE, HL, or SP). The result is stored in HL.

ADD IX,xx ADD IY,yy

Opcode	Instruction	Clocks	Operation
—	ADD IX,xx	4 (2,2)	IX = IX + xx
DD 09	ADD IX,BC	4 (2,2)	IX = IX + BC
DD 19	ADD IX,DE	4 (2,2)	IX = IX + DE
DD 29	ADD IX,IX	4 (2,2)	IX = IX + IX
DD 39	ADD IX,SP	4 (2,2)	IX = IX + SP
—	ADD IY,yy	4 (2,2)	IY = IY + yy
FD 09	ADD IY,BC	4 (2,2)	IY = IY + BC
FD 19	ADD IY,DE	4 (2,2)	IY = IY + DE
FD 29	ADD IY,IY	4 (2,2)	IY = IY + IY
FD 39	ADD IY,SP	4 (2,2)	IY = IY + SP

Flags						
S	Z			L/V		C
—	—			—		•

ALTD		
F	R	SP
•		

I/O	
S	D

Description

The data in index register IX is summed with the word register *xx* (any of the word registers BC, DE, IX, or SP) and the result is stored in IX.

The data in index register IY is summed with the word register *yy* (any of the word registers BC, DE, IY, or SP). The result is stored in IY.

ADD SP,d

Opcode	Instruction	Clocks	Operation
27 <i>d</i>	ADD SP, <i>d</i>	4 (2,2)	SP = SP + <i>d</i>

Flags						
S	Z					C
—	—			—		•

ALTD		
F	R	SP
•		

I/O	
S	D

Description

The data in the Stack Pointer register is summed with the 7-bit signed displacement *d*, and then stored in SP. This instruction is implemented for the Rabbit and is not available for the Z180.

ALTD

Opcode	Instruction	Clocks	Operation
76	ALTD	2	[Sets alternate register destination for following instruction.]

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

This is an instruction prefix. Causes the instruction immediately following to affect the alternate flags, or use the alternate registers for the destination of the data, or both. For some instructions ALTD causes special alternate register uses, unique to that instruction. This instruction is implemented for the Rabbit and is not available for the Z180

Example

The instruction

ALTD ADD HL,DE

would add the data in word register DE to the data in word register HL and store the result in the alternate word register HL'.

The instructions

ALTD LD DE,BC

and

LD DE',BC

both load the data in word register BC into the alternate word register DE'.

AND (HL)
AND (IX+d)
AND (IY+d)

Opcode	Instruction	Clocks	Operation
A6	AND (HL)	5 (2, 1, 2)	$A = A \& (HL)$
DD A6 d	AND (IX+d)	9 (2, 2, 2, 1, 2)	$A = A \& (IX+d)$
FD A6 d	AND (IY+d)	9 (2, 2, 2, 1, 2)	$A = A \& (IY+d)$

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•	•	

I/O	
S	D
•	

Description

Performs a logical AND operation between the byte in the Accumulator and the byte whose address is:

- in word register HL, or
- the sum of the data in index register IX and a displacement value d , or
- the sum of the data in index register IY and a displacement value d .

The relative bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set only if both the compared bits are set. The result is stored in the Accumulator.

Example

If the byte in the Accumulator contains the bits 1011 1100 and the byte at memory location HL contains the bits 1101 0101, then the execution of the instruction:

AND (HL)

would result in the byte in the Accumulator becoming 1001 0100.

AND HL,DE

Opcode	Instruction	Clocks	Operation
DC	AND HL,DE	2	HL = HL& DE

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Performs a logical AND operation between the word in word register HL and the word in word register DE. The relative bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set only if both the compared bits are set. The result is stored in HL. This instruction is implemented for the Rabbit and is not available for the Z180.

AND IX,DE AND IY,DE

Opcode	Instruction	Clocks	Operation
DD DC	AND IX,DE	4 (2,2)	IX = IX & DE
FD DC	AND IY,DE	4 (2,2)	IY = IY & DE

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•		

I/O	
S	D

Description

- **AND IX,DE** performs a logical AND operation between the word in index register IX and the word in word register DE. The result is stored in IX.
- **AND IY,DE** performs a logical AND operation between the word in index register IY and the word in word register DE. The result is stored in IY.

The relative bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set only if both the compared bits are set. These instructions are implemented for the Rabbit and are not available for the Z180.

AND *n*

Opcode	Instruction	Clocks	Operation
E6 <i>n</i>	AND <i>n</i>	4 (2, 2)	$A = A \& n$

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Performs a logical AND operation between the byte in the Accumulator and the 8-bit constant *n*. The relative bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set only if both the compared bits are set. The result is stored in the Accumulator.

AND *r*

Opcode	Instruction	Clocks	Operation
—	AND <i>r</i>	2	$A = A \& r$
A7	AND A	2	$A = A \& A$
A0	AND B	2	$A = A \& B$
A1	AND C	2	$A = A \& C$
A2	AND D	2	$A = A \& D$
A3	AND E	2	$A = A \& E$
A4	AND H	2	$A = A \& H$
A5	AND L	2	$A = A \& L$

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Performs a logical AND operation between the byte in the Accumulator and the byte in the register *r* (any of the registers A, B, C, D, E, H, or L). The relative bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set only if both the compared bits are set. The result is stored in the Accumulator.

BIT $b, (HL)$
BIT $b, (IX+d)$
BIT $b, (IY+d)$

Opcode	Instruction	Clocks	Operation
—	BIT $b, (HL)$	7 (2,2,1,2)	(HL) & bit
CB 46	BIT 0, (HL)	7 (2,2,1,2)	(HL) & bit 0
CB 4E	BIT 1, (HL)	7 (2,2,1,2)	(HL) & bit 1
CB 56	BIT 2, (HL)	7 (2,2,1,2)	(HL) & bit 2
CB 5E	BIT 3, (HL)	7 (2,2,1,2)	(HL) & bit 3
CB 66	BIT 4, (HL)	7 (2,2,1,2)	(HL) & bit 4
CB 6E	BIT 5, (HL)	7 (2,2,1,2)	(HL) & bit 5
CB 76	BIT 6, (HL)	7 (2,2,1,2)	(HL) & bit 6
CB 7E	BIT 7, (HL)	7 (2,2,1,2)	(HL) & bit 7
—	BIT $b, (IX+d)$	10 (2,2,2,2,2)	(IX+d) & bit
DD CB d 46	BIT 0, (IX+d)	10 (2,2,2,2,2)	(IX+d) & bit 0
DD CB d 4E	BIT 1, (IX+d)	10 (2,2,2,2,2)	(IX+d) & bit 1
DD CB d 56	BIT 2, (IX+d)	10 (2,2,2,2,2)	(IX+d) & bit 2
DD CB d 5E	BIT 3, (IX+d)	10 (2,2,2,2,2)	(IX+d) & bit 3
DD CB d 66	BIT 4, (IX+d)	10 (2,2,2,2,2)	(IX+d) & bit 4
DD CB d 6E	BIT 5, (IX+d)	10 (2,2,2,2,2)	(IX+d) & bit 5
DD CB d 76	BIT 6, (IX+d)	10 (2,2,2,2,2)	(IX+d) & bit 6
DD CB d 7E	BIT 7, (IX+d)	10 (2,2,2,2,2)	(IX+d) & bit 7
—	BIT $b, (IY+d)$	10 (2,2,2,2,2)	(IY+d) & bit
FD CB d 46	BIT 0, (IY+d)	10 (2,2,2,2,2)	(IY+d) & bit 0
FD CB d 4E	BIT 1, (IY+d)	10 (2,2,2,2,2)	(IY+d) & bit 1
FD CB d 56	BIT 2, (IY+d)	10 (2,2,2,2,2)	(IY+d) & bit 2
FD CB d 5E	BIT 3, (IY+d)	10 (2,2,2,2,2)	(IY+d) & bit 3
FD CB d 66	BIT 4, (IY+d)	10 (2,2,2,2,2)	(IY+d) & bit 4
FD CB d 6E	BIT 5, (IY+d)	10 (2,2,2,2,2)	(IY+d) & bit 5
FD CB d 76	BIT 6, (IY+d)	10 (2,2,2,2,2)	(IY+d) & bit 6
FD CB d 7E	BIT 7, (IY+d)	10 (2,2,2,2,2)	(IY+d) & bit 7

Flags						
S	Z			L/V		C
—	•			—		—

ALTD		
F	R	SP
•		

I/O	
S	D
•	

Description

Tests the bit b (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the byte whose address is:

- contained in the register pair HL, or
- the sum of data in index register IX plus a displacement value d , or
- the data in index register IY plus a displacement value d .

The Zero Flag, Z, is set if the tested bit is 0, reset the bit is 1.

BIT $b, (HL)$ is a privileged instruction.

BIT b, r

Opcode								Instruction	Clocks	Operation
b, r	A	B	C	D	E	H	L	BIT b, r	4(2, 2)	r & bit
CB (0)	47	40	41	42	43	44	45			
CB (1)	4F	48	49	4A	4B	4C	4D			
CB (2)	57	50	51	52	53	54	55			
CB (3)	5F	58	59	5A	5B	5C	5D			
CB (4)	67	60	61	62	63	64	65			
CB (5)	6F	68	69	6A	6B	6C	6D			
CB (6)	77	70	71	72	73	74	75			
CB (7)	7F	78	79	7A	7B	7C	7D			

Flags							
S	Z				L/V		C
-	•				-		-

ALTD		
F	R	SP
•		

I/O	
S	D

Description

Tests the bit b (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the byte in the register r (any of the registers A, B, C, D, E, H, or L).

The Zero Flag, Z, is set if the tested bit is 0, reset if the bit is 1.

BOOL HL

Opcode	Instruction	Clocks	Operation
CC	BOOL HL	2	If (HL \neq 0) HL = 1

Flags							
S	Z				L/V		C
•	•				0		0

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

If the data in word register HL does not equal zero, then it is set to 1. This instruction is implemented for the Rabbit and is not available for the Z180.

BOOL IX **BOOL IY**

Opcode	Instruction	Clocks	Operation
DD CC	BOOL IX	4 (2,2)	If (IX != 0) IX = 1
FD CC	BOOL IY	4 (2,2)	If (IY != 0) IY = 1

Flags						
S	Z			L/V		C
•	•			0		0

ALTD		
F	R	SP
•		

I/O	
S	D

Description

If the data in index register IX or IY does not equal zero, then that register is set to 1. These instructions are implemented for the Rabbit and are not available for the Z180.

CALL *mn*

Opcode	Instruction	Clocks	Operation
CD <i>n m</i>	CALL <i>mn</i>	12 (2,2,2,3,3)	$(SP - 1) = PC_{(high)};$ $(SP - 2) = PC_{(low)};$ $PC = mn; SP = SP - 2$

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

This instruction is used to call a subroutine. First the data in the Program Counter is pushed onto the stack. The high-order byte of the PC is pushed first, then the low-order byte. The program counter is then loaded with *mn*, 16-bit address of the first instruction of the subroutine. The Stack Pointer is updated to reflect the two bytes pushed onto the stack.

The Dynamic C assembler recognizes **CALL *label***, where *mn* is coded as a label.

CCF

Opcode	Instruction	Clocks	Operation
3F	CCF	2	CF = ~CF

Flags						
S	Z			L/V		C
-	-			-		•

ALTD		
F	R	SP
•		

I/O	
S	D

Description

The Carry Flag is inverted: If it is set, it becomes cleared. If it is not set, it becomes set.

CP (HL)
CP (IX+d)
CP (IY+d)

Opcode	Instruction	Clocks	Operation
BE	CP (HL)	5 (2,1,2)	A - (HL)
DD BE d	CP (IX + d)	9 (2,2,2,1,2)	A - (IX + d)
FE BE d	CP (IY + d)	9 (2,2,2,1,2)	A - (IY + d)

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•		

I/O	
S	D
•	

Description

Compares the data in the Accumulator with the data whose address is (a) contained in word register HL, (b) the sum of the data in index register IX plus a displacement value *d*, or (c) the sum of the data in index register IY plus a displacement value *d*.

These compares are accomplished by subtracting the appropriate data ((HL), (IX+d), or (IY+d)) from the Accumulator. If the value of the data in the Accumulator is less than the value of the data compared, then the Sign Flag and the Carry Flag are set. If they are equal, the Zero Flag is set. If the data is greater than the data in the Accumulator, then the Sign, Carry, and Zero Flags are reset. This operation does not affect the data in the Accumulator.

CP *n*

Opcode	Instruction	Clocks	Operation
FE <i>n</i>	CP <i>n</i>	4 (2, 2)	A - <i>n</i>

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•		

I/O	
S	D

Description

Compares the data in the Accumulator with an 8-bit constant *n*. This compare is accomplished by subtracting *n* from the Accumulator. If the value of the data in the Accumulator is less than the value of *n*, then the Sign Flag and the Carry Flag are set. If they are equal, the Zero Flag is set. If *n* is greater than the data in the Accumulator, then the Sign, Carry, and Zero Flags are reset. This operation does not affect the data in the Accumulator.

CP *r*

Opcode	Instruction	Clocks	Operation
—	CP <i>r</i>	2	A - <i>r</i>
BF	CP A	2	A - A
B8	CP B	2	A - B
B9	CP C	2	A - C
BA	CP D	2	A - D
BB	CP E	2	A - E
BC	CP H	2	A - H
BD	CP L	2	A - L

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•		

I/O	
S	D

Description

Compares the data in Accumulator with the data in register *r* (any of the registers A, B, C, D, E, H, or L). This compare is accomplished by subtracting the appropriate data (*r*) from the Accumulator. If the value of the data in the Accumulator is less than the value of the data compared, then the Sign Flag and the Carry Flag are set. If they are equal, the Zero Flag is set. If the data is greater than the data in the Accumulator, then the Sign, Carry, and Zero Flags are reset. This operation does not affect the data in the Accumulator

CPL

Opcode	Instruction	Clocks	Operation
2F	CPL	2	$A = \sim A$

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

The data in the Accumulator is inverted (one's complement).

Example

If the data in the Accumulator is 1100 0101, after the instruction CPL the Accumulator will contain 0011 1010.

DEC (HL)
DEC (IX+d)
DEC (IY+d)

Opcode	Instruction	Clocks	Operation
35	DEC (HL)	8 (2,1,2,3)	$(HL) = (HL) - 1$
DD 35 <i>d</i>	DEC (IX+D)	12 (2,2,2,1,2,3)	$(IX + d) = (IX + d) - 1$
FD 35 <i>d</i>	DEC (IY+D)	12 (2,2,2,1,2,3)	$(IY + d) = (IY + d) - 1$

Flags						
S	Z			L/V		C
•	•			V		-

ALTD		
F	R	SP
•		

I/O	
S	D
•	•

Description

Decrements the byte whose address is:

- in word register HL, or
- the data in index register IX plus a displacement value *d*, or
- the data in index register IY plus a displacement value *d*.

DEC IX DEC IY

Opcode	Instruction	Clocks	Operation
DD 2B	DEC IX	4 (2,2)	$IX = IX - 1$
FD 2B	DEC IY	4(2,2)	$IY = IY - 1$

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

Decrements the data in index register IX or IY.

DEC *r*

Opcode	Instruction	Clocks	Operation
—	DEC <i>r</i>	2	$r = r - 1$
3D	DEC A	2	$A = A - 1$
05	DEC B	2	$B = B - 1$
0D	DEC C	2	$C = C - 1$
15	DEC D	2	$D = D - 1$
1D	DEC E	2	$E = E - 1$
25	DEC H	2	$H = H - 1$
2D	DEC L	2	$L = L - 1$

Flags						
S	Z			L/V		C
•	•			V		-

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Decrements the data in the register *r* (any of the registers A, B, C, D, E, H, or L).

DEC *ss*

Opcode	Instruction	Clocks	Operation
—	DEC <i>ss</i>	2	<i>ss</i> = <i>ss</i> - 1
0D	DEC BC	2	BC = BC - 1
1D	DEC DE	2	DE = DE - 1
2D	DEC HL	2	HL = HL - 1
3D	DEC SP	2	SP = SP - 1

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

Decrements the data in word register *ss* (any of the word registers BC, DE, HL, or SP).

DJNZ *e*

Opcode	Instruction	Clocks	Operation
10 <i>e</i> -2	DJNZ <i>e</i>	5 (2,2,1)	B = B-1; if {B != 0} PC = PC + <i>e</i>

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

This instruction's mnemonic stands for Decrement and Jump if Not Zero. It decrements the data in register B then, if the data in B does not equal 0, it adds the 8-bit signed constant *e* to the Program Counter.

Two is subtracted from the value *e* so the instruction jumps from the current instruction and not the following instruction.

EX (SP),HL

Opcode	Instruction	Clocks	Operation
ED 54	EX (SP),HL	15 (2,2,1,2,2,3,3)	H \leftrightarrow (SP+1); L \leftrightarrow (SP)

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

Exchanges the byte in the register H with the data whose address is the data in the Stack Pointer register plus 1; and exchanges the byte in the register L with the data whose address is the data in the Stack Pointer . This instruction has been modified from the Z180 instruction.

EX (SP),IX

EX (SP),IY

Opcode	Instruction	Clocks	Operation
DD E3	EX (SP),IX	15 (2,2,1,2,2,3,3)	IX _(high) \leftrightarrow (SP+1); IX _(low) \leftrightarrow (SP)
FD E3	EX (SP),IY	15 (2,2,1,2,2,3,3)	IY _(high) \leftrightarrow (SP+1); IY _(low) \leftrightarrow (SP)

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

- **EX (SP),IX** exchanges the high order byte of index register IX with the data whose address is 1 plus the data in the Stack Pointer register, and exchanges the low order byte of index register IX with the data whose address is the data in the Stack Pointer register, SP.
- **EX (SP),IY** exchanges the high order byte of index register IY with the data whose address is 1 plus the data in the Stack Pointer register, and exchanges the low order byte of index register IY with the data whose address is the data in the Stack Pointer register.

EX AF,AF'

Opcode	Instruction	Clocks	Operation
08	EX AF,AF'	2	AF <-> AF'

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

Exchanges the data in word register AF with the data in the alternate word register AF'.

EX DE,HL EX DE',HL

Opcode	Instruction	Clocks	Operation
EB	EX DE,HL	2	if (!ALTD) then DE <-> HL else DE <-> HL'
E3	EX DE',HL	2	if (!ALTD) then DE' <-> HL else DE' <-> HL'

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP
		•

I/O	
S	D

Description

- **EX DE,HL** exchanges the data in word register DE with the data in word register HL. If the ALTD instruction is present then the data in DE is exchanged with the data in the alternate word register HL'. This instruction is implemented for the Rabbit and is not available for the Z180.
- **EX DE',HL** exchanges the data in the alternate word register DE' with the data in word register HL. If the ALTD instruction is present then the data in DE' is exchanged with the data in the alternate word register HL'.

The Dynamic C assembler recognizes the following instructions, which are based on a combination of ALTD and the above exchange operations:

- **EX DE',HL'** ; equivalent to **ALTD EX DE',HL**
- **EX DE,HL'** ; equivalent to **ALTD EX DE',HL'**

EXX

Opcode	Instruction	Clocks	Operation
D9	EXX	2	$BC \leftrightarrow BC' ; DE \leftrightarrow DE' ; HL \leftrightarrow HL'$

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

Exchanges the data in word registers BC, DE, and HL, with the data in their respective alternate word registers BC', DE', and HL'.

INC (HL)
INC (IX+d)
INC (IY+d)

Opcode	Instruction	Clocks	Operation
34	INC (HL)	8 (2,1,2,3)	$(HL) = (HL) + 1$
DD 34 d	INC (IX+d)	12 (2,2,2,1,2,3)	$(IX + d) = (IX + d) + 1$
FD 34 d	INC (IY+d)	12 (2,2,2,1,2,3)	$(IY + d) = (IY + d) + 1$

Flags						
S	Z			L/V		C
•	•			V		-

ALTD		
F	R	SP
•		

I/O	
S	D
•	•

Description

Increments the byte whose address is:

- held in word register HL, or
- the sum of the data in index register IX and a displacement value d , or
- the sum of the data in index register IY and a displacement value d .

INC IX INC IY

Opcode	Instruction	Clocks	Operation
DD 23	INC IX	4 (2,2)	$IX = IX + 1$
FD 23	INC IY	4 (2,2)	$IY = IY + 1$

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

- **INC IX** increments the data in index register IX.
- **INC IY** increments the data in index register IY.

INC *r*

Opcode	Instruction	Clocks	Operation
—	INC <i>r</i>	2	$r = r + 1$
3C	INC A	2	$A = A + 1$
04	INC B	2	$B = B + 1$
0C	INC C	2	$C = C + 1$
14	INC D	2	$D = D + 1$
1C	INC E	2	$E = E + 1$
24	INC H	2	$H = H + 1$
2C	INC L	2	$L = L + 1$

Flags						
S	Z			L/V		C
•	•			V		-

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Increments the data in the register *r* (any of the registers A, B, C, D, E, H, or L).

INC *ss*

Opcode	Instruction	Clocks	Operation
—	INC <i>ss</i>	2	<i>ss</i> = <i>ss</i> + 1
03	INC BC	2	BC = BC + 1
13	INC DE	2	DE = DE + 1
23	INC HL	2	HL = HL + 1
33	INC SP	2	SP = SP + 1

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

Increments the data in word register *ss* (any of the word registers BC, DE, HL, or SP).

IOE IOI

Opcode	Instruction	Clocks	Operation
DD	IOE	2	I/O external prefix
D3	IOI	2	I/O internal prefix

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

These instructions are implemented for the Rabbit and are not available for the Z180.

- **IOI:** The IOI prefix allows the use of existing memory access instructions as internal I/O instructions. When prefixed, a 16-bit memory instruction accesses the I/O space at the address specified by the lower byte of the 16-bit address. With IOI, the upper byte of a 16-bit address is ignored since internal I/O peripherals are mapped within the first 256-bytes of the I/O address space. Writes to internal I/O registers require two clocks rather than the three required for memory write operations.
- **IOE:** The IOE prefix allows the use of existing memory access instructions as external I/O instructions. Unlike internal I/O peripherals, external I/O devices can be mapped within 8K of the available 64K address space. Therefore, prefixed 16-bit memory access instructions can be used more appropriately for external I/O operations. By default, writes are inhibited for external I/O operations and fifteen wait states are added for I/O accesses.

WARNING: If an I/O prefixed instruction is immediately followed by one of these 12 special one byte memory access instructions, a bug in the Rabbit 2000 causes I/O access to occur instead of memory access:

ADC A, (HL)	CP (HL)	SUB (HL)	INC (HL)
ADD A, (HL)	OR (HL)	XOR (HL)	LD r, (HL)
AND (HL)	SBC A, (HL)	DEC (HL)	LD (HL), r

This bug can be avoided by putting a **NOP** instruction between an I/O instruction and any of the aforementioned instructions. Dynamic C versions 6.57 and later will automatically compensate for the bug. And the Rabbit 3000 eliminated it.

Examples

The following instruction loads the contents of the Accumulator into the internal I/O register at address location 030h:

```
IOI LD (030h), A
```

These next instructions read a word from external I/O address 0A002:

```
LD IX, 0A000h
IOE LD HL, (IX+2)
```


IPSET 0
IPSET 1
IPSET 2
IPSET 3

Opcode	Instruction	Clocks	Operation
ED 46	IPSET 0	4 (2,2)	IP = {IP[5:0], 00}
ED 56	IPSET 1	4 (2,2)	IP = {IP[5:0], 01}
ED 4E	IPSET 2	4 (2,2)	IP = {IP[5:0], 10}
ED 5E	IPSET 3	4 (2,2)	IP = {IP[5:0], 11}

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

The Interrupt Priority Register, IP is an 8-bit register that forms a stack of the current priority and the other previous 3 priorities. IPSET 0 forms the lowest priority; IPSET 3 forms the highest priority. These instructions are privileged. They are implemented for the Rabbit and are not available for the Z180.

- **IPSET 0:** The IPSET 0 instruction shifts the contents of the register holding the previous priorities 2-bits to the left, then sets the Interrupt Priority Register (bits 0 and 1) to 00.
- **IPSET 1:** The IPSET 1 instruction first shifts the contents of the register holding the previous priorities 2-bits to the left, then sets the Interrupt Priority Register (bits 0 and 1) to 01.
- **IPSET 2:** The IPSET 2 instruction shifts the contents of the register holding the previous priorities 2-bits to the left, then sets the Interrupt Priority Register (bits 0 and 1) to 10.
- **IPSET 3:** The IPSET 3 instruction shifts the contents of the register holding the previous priorities 2-bits to the left, then sets the Interrupt Priority Register (bits 0 and 1) to 11.

Processor Priority	Effect on Interrupts
0	All interrupts, priority 1,2 and 3 take place after execution of current non privileged instruction.
1	Only interrupts of priority 2 and 3 take place after execution of current non privileged instruction.
2	Only interrupts of priority 3 take place after execution of current non privileged instruction.
3	All interrupts are suppressed (except the RST instruction).

IPRES

Opcode	Instruction	Clocks	Operation
ED 5D	IPRES	4 (2,2)	$IP = \{IP[1:0], IP[7:2]\}$

Flags						
S	Z			L/V		C
–	–			–		–

ALTD		
F	R	SP

I/O	
S	D

Description

The IPRES instruction rotates the contents of the Interrupt Priority Register 2-bits to the right, replacing the current priority with the previous priority. It is impossible to interrupt during the execution of this instruction. This instruction is privileged. It is implemented for the Rabbit and is not available for the Z180.

Example

If the Interrupt Priority register contains 00000110, the execution of the instruction

IPRES

would cause the Interrupt Priority register to contain 10000001.

JP (HL)
JP (IX)
JP (IY)
JP mn

Opcode	Instruction	Clocks	Operation
E9	JP (HL)	4 (2,2)	PC = HL
DD E9	JP (IX)	6 (2,2,2)	PC = IX
FD E9	JP (IY)	6 (2,2,2)	PC = IY
C3 n m	JP mn	7 (2,2,2,1)	PC = mn

Flags							
S	Z				L/V		C
-	-				-		-

ALTD		
F	R	SP

I/O	
S	D

Description

- **JP (HL) :** The data in HL is loaded into the Program Counter. Thus the address of the next instruction fetched is the data in HL.
- **JP (IX) :** The data in index register IX is loaded into the Program Counter. Thus the address of the next instruction fetched is the data in IX.
- **JP (IY) :** The data in index register IY is loaded into the Program Counter. Thus the address of the next instruction fetched is the data in IY.
- **JP mn:** The 16-bit constant *mn* is loaded into the Program Counter. Thus the address of the next instruction fetched is *mn*. This instruction recognizes labels when used in the Dynamic C assembler.

JP *f, mn*

Opcode	Instruction	Clocks	Operation
—	JP <i>f, mn</i>	7 (2,2,2,1)	if {<i>f</i>} PC = <i>mn</i>
C2 <i>n m</i>	JP NZ, <i>mn</i>	7 (2,2,2,1)	if {NZ} PC = <i>mn</i>
CA <i>n m</i>	JP Z, <i>mn</i>	7 (2,2,2,1)	if {Z} PC = <i>mn</i>
D2 <i>n m</i>	JP NC, <i>mn</i>	7 (2,2,2,1)	if {NC} PC = <i>mn</i>
DA <i>n m</i>	JP C, <i>mn</i>	7 (2,2,2,1)	if {C} PC = <i>mn</i>
E2 <i>n m</i>	JP LZ, <i>mn</i>	7 (2,2,2,1)	if {LZ/NV} PC = <i>mn</i>
EA <i>n m</i>	JP LO, <i>mn</i>	7 (2,2,2,1)	if {LO/V} PC = <i>mn</i>
F2 <i>n m</i>	JP P, <i>mn</i>	7 (2,2,2,1)	if {P} PC = <i>mn</i>
FA <i>n m</i>	JP M, <i>mn</i>	7 (2,2,2,1)	if {M} PC = <i>mn</i>

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP

I/O	
S	D

Description

If the condition *f* is true then the 16-bit data *mn* is loaded into the Program Counter, PC. If the condition is false then the Program Counter increments normally.

The condition *f* is one of the following: NZ, zero flag not set; Z, zero flag set; NC, carry flag not set; C, carry flag set; LZ, Logical/Overflow flag is not set; LO, Logical/Overflow flag is set; P, sign flag not set; M, sign flag set.

This instruction recognizes labels when used in the Dynamic C assembler.

JR *cc*,*e*

Opcode	Instruction	Clocks	Operation
—	JR <i>cc</i> , <i>e</i>	5 (2,2,1)	if { <i>cc</i> } PC = PC + <i>e</i>
20 <i>e</i> -2	JR NZ, <i>e</i>	5 (2,2,1)	if {NZ} PC = PC + <i>e</i>
28 <i>e</i> -2	JR Z, <i>e</i>	5 (2,2,1)	if {Z} PC = PC + <i>e</i>
30 <i>e</i> -2	JR NC, <i>e</i>	5 (2,2,1)	if {NC} PC = PC + <i>e</i>
38 <i>e</i> -2	JR C, <i>e</i>	5 (2,2,1)	if {C} PC = PC + <i>e</i>

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

If condition *cc* is true then the 8-bit signed displacement value *e* is added to the Program Counter, PC.

Since the instruction takes two increments of the PC to complete, two is subtracted from the displacement value so that the displacement take place from the instruction opcode.

This instruction recognizes labels when used in the Dynamic C assembler.

JR *e*

Opcode	Instruction	Clocks	Operation
18 <i>e</i> -2	JR <i>e</i>	5 (2,2,1)	PC = PC + <i>e</i>

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

Adds a signed constant *e* to the Program Counter.

Since the instruction takes two increments of the PC to complete, two is subtracted from the displacement value so that the displacement take place from the instruction opcode.

This instruction recognizes labels when used in the Dynamic C assembler.

LCALL x, mn

Opcode	Instruction	Clocks	Operation
CF $n\ m\ x$	LCALL x, mn	19 (2,2,2,2,1,3,3,3,1)	$(SP - 1) = PC_{(low)};$ $(SP - 2) = PC_{(high)};$ $(SP - 3) = XPC;$ $XPC = x;$ $PC = mn;$ $SP = SP - 3$

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

This instruction is similar to the CALL routine in that it transfers program execution to the subroutine address specified by the 16-bit operand mn . The LCALL instruction is special in that it allows calls to be made to a computed address in XMEM. Note that the value of XPC and consequently the address space defined by the XPC is dynamically changed with the LCALL instructions.

In the LCALL instruction, first the Extension of the Program Counter, XPC, is pushed onto the stack. Next the Program Counter, PC, is pushed onto the stack, the high order byte first, then the low order byte. Then the XPC is loaded with the 8-bit value x and the PC is loaded with the 16-bit value, mn . The Stack Pointer register is then updated to reflect the three items pushed onto it.

The value mn must be in the range E000–FFFF.

This instruction is implemented for the Rabbit and is not available for the Z180.

Alternate Forms

The Dynamic C assembler recognizes several other forms of this instruction.

LCALL $label$

LCALL $x, label$

LCALL $x:label$

LCALL $x:mn$

The parameter $label$ is a user defined label. The colon is equivalent to the comma as a delimiter.

LD (BC),A
LD (DE),A
LD (HL),n
LD (HL),r

Opcode	Instruction	Clocks	Operation
02	LD (BC),A	7 (2,2,3)	(BC) = A
12	LD (DE),A	7 (2,2,3)	(DE) = A
36 <i>n</i>	LD (HL), <i>n</i>	7 (2,2,3)	(HL) = <i>n</i>
—	LD (HL),<i>r</i>	6 (2,1,3)	(HL) = <i>r</i>
77	LD (HL),A	6 (2,1,3)	(HL) = A
70	LD (HL),B	6 (2,1,3)	(HL) = B
71	LD (HL),C	6 (2,1,3)	(HL) = C
72	LD (HL),D	6 (2,1,3)	(HL) = D
73	LD (HL),E	6 (2,1,3)	(HL) = E
74	LD (HL),H	6 (2,1,3)	(HL) = H
75	LD (HL),L	6 (2,1,3)	(HL) = L

Flags						
S	Z				L/V	C
—	—				—	—

ALTD		
F	R	SP

I/O	
S	D
	•

Description

- **LD (BC),A:** Loads the memory location whose address is the data in word register BC with the data in the Accumulator.
- **LD (DE),A:** Loads the memory location whose address is the data in word register DE with the data in the Accumulator.
- **LD (HL),n:** Loads the memory location whose address is the data in HL with the 8-bit constant *n*.
- **LD (HL),r:** Loads the memory location whose address is the data in HL, with the data in the register *r* (any of the registers A, B, C, D, E, H, or L).

LD (HL+d), HL

Opcode	Instruction	Clocks	Operation
DD F4 <i>d</i>	LD (HL+d), HL	13 (2,2,2,1,3,3)	(HL+d) = L; (HL+d+1) = H

Flags						
S	Z			L/V		C
–	–			–		–

ALTD		
F	R	SP

I/O	
S	D
	•

Description

Loads the data in register L into the memory location whose address is the sum of the data in word register HL and a displacement value *d*. Then, loads the data in register H into the memory location whose address is the sum of the data in word register HL and a displacement value *d* plus 1. This instruction is implemented for the Rabbit and is not available for the Z180.

LD (IX+d),HL
LD (IX+d),n
LD (IX+d),r

Opcode	Instruction	Clocks	Operation
F4 <i>d</i>	LD (IX+d),HL	11 (2,2,1,3,3)	(IX + <i>d</i>) = L; (IX + <i>d</i> + 1) = H
DD 36 <i>d n</i>	LD (IX+d),n	11 (2,2,2,2,3)	(IX + <i>d</i>) = <i>n</i>
—	LD (IX+d),r	10 (2,2,2,1,3)	(IX + <i>d</i>) = r
DD 77 <i>d</i>	LD (IX+d),A	10 (2,2,2,1,3)	(IX + <i>d</i>) = A
DD 70 <i>d</i>	LD (IX+d),B	10 (2,2,2,1,3)	(IX + <i>d</i>) = B
DD 71 <i>d</i>	LD (IX+d),C	10 (2,2,2,1,3)	(IX + <i>d</i>) = C
DD 72 <i>d</i>	LD (IX+d),D	10 (2,2,2,1,3)	(IX + <i>d</i>) = D
DD 73 <i>d</i>	LD (IX+d),E	10 (2,2,2,1,3)	(IX + <i>d</i>) = E
DD 74 <i>d</i>	LD (IX+d),H	10 (2,2,2,1,3)	(IX + <i>d</i>) = H
DD 75 <i>d</i>	LD (IX+d),L	10 (2,2,2,1,3)	(IX + <i>d</i>) = L

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP

I/O	
S	D
	•

Description

- **LD (IX+d),HL:** Loads the data in register L into the memory location whose address is the sum of the data in index register IX and a displacement value *d*. Then, loads the data in register H into the memory location whose address is the sum of the data in index register IX and a displacement value *d* plus 1. This instruction is implemented for the Rabbit and is not available for the Z180.
- **LD (IX+d),n:** Loads the 8-bit constant *n* into the memory location whose address is the sum of index register IX and a displacement value *d*.
- **LD (IX+d),r:** Loads the data in register *r* (any of the registers A, B, C, D, E, H, or L) into the memory location whose address is the sum of the data in index register IX plus a displacement value *d*.

LD (IY+d),HL
LD (IY+d),n
LD (IY+d),r

Opcode	Instruction	Clocks	Operation
FD F4 <i>d</i>	LD (IY+d),HL	13 (2,2,2,1,3,3)	(IY + <i>d</i>) = L; (IY + <i>d</i> + 1) = H
FD 36 <i>d n</i>	LD (IY+d),n	11 (2,2,2,2,3)	(IY + <i>d</i>) = <i>n</i>
—	LD (IY+d),r	10 (2,2,2,1,3)	(IY + <i>d</i>) = <i>r</i>
FD 77 <i>d</i>	LD (IY+d),A	10 (2,2,2,1,3)	(IY + <i>d</i>) = A
FD 70 <i>d</i>	LD (IY+d),B	10 (2,2,2,1,3)	(IY + <i>d</i>) = B
FD 71 <i>d</i>	LD (IY+d),C	10 (2,2,2,1,3)	(IY + <i>d</i>) = C
FD 72 <i>d</i>	LD (IY+d),D	10 (2,2,2,1,3)	(IY + <i>d</i>) = D
FD 73 <i>d</i>	LD (IY+d),E	10 (2,2,2,1,3)	(IY + <i>d</i>) = E
FD 74 <i>d</i>	LD (IY+d),H	10 (2,2,2,1,3)	(IY + <i>d</i>) = H
FD 75 <i>d</i>	LD (IY+d),L	10 (2,2,2,1,3)	(IY + <i>d</i>) = L

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP

I/O	
S	D
	•

Description

- **LD (IY+d),HL:** Loads the data in register L into the memory location whose address is the sum of the data in index register IY and a displacement value *d*. Then, loads the data in register H into the memory location whose address is the sum of the data in index register IY and a displacement value *d* plus 1. This instruction is implemented for the Rabbit and is not available for the Z180.
- **LD (IY+d),n:** Loads the 8-bit constant *n* into the memory location whose address is the sum of the data in index register IY and a displacement value *d*.
- **LD (IY+d),r:** Loads the data in register *r* (any of the registers A, B, C, D, E, H, or L) into the memory location whose address is the sum of the data in index register IY plus a displacement value *d*.

LD (mn),A
LD (mn),HL
LD (mn),IX
LD (mn),IY
LD (mn),SS

Opcode	Instruction	Clocks	Operation
32 n m	LD (mn),A	a	(mn) = A
22 n m	LD (mn),HL	b	(mn) = L; (mn + 1) = H
DD 22 n m	LD (mn),IX	c	(mn) = IX _(low) ; (mn + 1) = IX _(high)
FD 22 n m	LD (mn),IY	c	(mn) = IY _(low) ; (mn + 1) = IY _(high)
—	LD (mn),SS	c	(mn) = SS_(low); (mn + 1) = SS_(high)
ED 43 n m	LD (mn),BC	c	(mn) = C; (mn + 1) = B
ED 53 n m	LD (mn),DE	c	(mn) = E; (mn + 1) = D
ED 63 n m	LD (mn),HL	c	(mn) = L; (mn + 1) = H
ED 73 n m	LD (mn),SP	c	(mn) = P; (mn + 1) = S
Clocking: (a)10 (2,2,2,1,3) (b)13 (2,2,2,1,3,3) (c)15 (2,2,2,2,1,3,3)			

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP

I/O	
S	D
	•

Description

- **LD (mn),A:** Loads the memory location whose address is *mn* with the data in the Accumulator.
- **LD (mn),HL:** Loads the memory location whose address is *mn* with the data in register L, then loads the memory location whose address is 1 plus *mn* with the data in register H.
- **LD (mn),IX:** Loads the memory location whose address is *mn* with the low order byte of the data in index register IX, and the memory location whose address is 1 plus *mn* with the high order byte of the data in IX.
- **LD (mn),IY:** Loads the memory location whose address is *mn* with the low order byte of the data in index register IY, the memory location whose address is 1 plus *mn* with the high order byte of the data in IY into.
- **LD (mn),SS:** Loads the memory location whose address is *mn* with the low order byte of the data in word register *ss* (any of the word registers BC, DE, HL or SP). Then, loads the memory location whose address is 1 plus *mn* with the high order byte of the data in word register *ss*.

LD (SP+n),HL
LD (SP+n),IX
LD (SP+n),IY

Opcode	Instruction	Clocks	Operation
D4 n	LD (SP+n),HL	11 (2,2,1,3,3)	(SP + n) = L; (SP + n + 1) = H
DD D4 n	LD (SP+n),IX	13 (2,2,2,1,3,3)	(SP + n) = IX _(low) ; (SP + n + 1) = IX _(high)
FD D4 n	LD (SP+n),IY	13 (2,2,2,1,3,3)	(SP + n) = IY _(low) ; (SP + n + 1) = IY _(high)

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

These instructions are implemented for the Rabbit and are not available for the Z180.

- **LD (SP+n),HL:** Loads the data in the register L into the memory location whose address is the sum of the data in the Stack Pointer, SP, and the displacement *n*. Then loads the data in the register H into the memory location whose address is the sum of the data in SP, the displacement *n*, and 1.
- **LD (SP+n),IX:** Loads the low order byte of the data in index register IX into the memory location whose address is the sum of the data in the Stack Pointer, SP, and the displacement *n*. Then loads the high order byte of the data in IX into the memory location whose address is the sum of data in SP, the displacement *n*, and 1.
- **LD (SP+n),IY:** Loads the low order byte of the data in index register IY into the memory location whose address is the sum of the data in the Stack Pointer, SP, and the displacement *n*. Then loads the high order byte of the data in IY into the memory location whose address is the sum of data in SP, the displacement *n*, and 1.

LD A, (BC)
 LD A, (DE)
 LD A, (mn)

Opcode	Instruction	Clocks	Operation
0A	LD A, (BC)	6 (2, 2, 2)	A = (BC)
1A	LD A, (DE)	6 (2, 2, 2)	A = (DE)
3A n m	LD A, (mn)	9 (2, 2, 2, 1, 2)	A = (mn)

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP
	•	

I/O	
S	D
•	

Description

Loads the Accumulator with the data whose address in memory is:

- the data in word register BC, or
- the data in word register DE, or
- the 16-bit constant *mn*.

LD A,EIR
LD A,IIR

Opcode	Instruction	Clocks	Operation
ED 57	LD A,EIR	4 (2,2)	A = EIR
ED 5F	LD A,IIR	4 (2,2)	A = IIR

Flags						
S	Z			L/V		C
•	•			-		-

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

- **LD A,EIR:** Loads the Accumulator with the data in the External Interrupt Register, EIR. The EIR is used to specify the Most Significant Byte (MSB) of the External Interrupt address. The value loaded in the EIR is concatenated with the appropriate External Interrupt address to form the 16-bit ISR starting address.
- **LD A,IIR:** Loads the Accumulator with the data in the Internal Interrupt Register, IIR. The IIR is used to specify the Most Significant Byte (MSB) of the Internal Peripheral Interrupt address. The value loaded in the IIR is concatenated with the appropriate Internal Peripheral address to form the 16-bit ISR starting address for that peripheral.

LD A,XPC

Opcode	Instruction	Clocks	Operation
ED 77	LD A,XPC	4 (2,2)	A = XPC

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

Loads the Accumulator with the data in the Extension of the Program Counter, XPC. This instruction is privileged. It is implemented for the Rabbit and is not available for the Z180.

LD $dd, (mn)$

Opcode	Instruction	Clocks	Operation
—	LD $dd, (mn)$	13 (2,2,2,2,1,2,2)	$dd_{(low)} = (mn);$ $dd_{(high)} = (mn + 1)$
ED 4B $n\ m$	LD BC, (mn)	13 (2,2,2,2,1,2,2)	C = (mn) ; B = $(mn + 1)$
ED 5B $n\ m$	LD DE, (mn)	13 (2,2,2,2,1,2,2)	E = (mn) ; D = $(mn + 1)$
2A $n\ m$	LD HL, (mn)	13 (2,2,2,2,1,2,2)	L = (mn) ; H = $(mn + 1)$
ED 7B $n\ m$	LD SP, (mn)	13 (2,2,2,2,1,2,2)	SP _(low) = (mn) ; SP _(high) = $(mn+1)$

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP
	•	

I/O	
S	D
•	

Description

Loads the low-order byte of the word register dd (any of the word registers BC, DE, HL or SP) with the data at memory address mn . Then loads the high-order byte of the word register dd with data at memory address mn plus 1.

LD dd', BC LD dd', DE

Opcode	Instruction	Clocks	Operation
—	LD dd', BC	4 (2,2)	$dd' = BC$
ED 49	LD BC', BC	4 (2,2)	BC' = BC
ED 59	LD DE', BC	4 (2,2)	DE' = BC
ED 69	LD HL', BC	4 (2,2)	HL' = BC
—	LD dd', DE	4 (2,2)	$dd' = DE$
ED 41	LD BC', DE	4 (2,2)	BC' = DE
ED 51	LD DE', DE	4 (2,2)	DE' = DE
ED 61	LD HL', DE	4 (2,2)	HL' = DE

Flags							ALTD			I/O	
S	Z			L/V		C		F	R	SP	S D
—	—			—		—					

Description

Loads the alternate register pair dd' (any of the registers BC', DE', or HL') with the data in the register pair BC or the register pair DE. These instructions are implemented for the Rabbit and are not available for the Z180.

LD *dd, mn*

Opcode	Instruction	Clocks	Operation
—	LD <i>dd, mn</i>	6 (2, 2, 2)	<i>dd</i> = <i>mn</i>
01 <i>n m</i>	LD BC, <i>mn</i>	6 (2, 2, 2)	BC = <i>mn</i>
11 <i>n m</i>	LD DE, <i>mn</i>	6 (2, 2, 2)	DE = <i>mn</i>
21 <i>n m</i>	LD HL, <i>mn</i>	6 (2, 2, 2)	HL = <i>mn</i>
31 <i>n m</i>	LD SP, <i>mn</i>	6 (2, 2, 2)	SP = <i>mn</i>

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

Loads the register pair *dd* (any of the register pairs BC, DE, HL, or SP) with the 16-bit value *mn*.

LD EIR, A
LD IIR, A

Opcode	Instruction	Clocks	Operation
ED 47	LD EIR, A	4 (2, 2)	EIR = A
ED 4F	LD IIR, A	4 (2, 2)	IIR = A

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP

I/O	
S	D

Description

- **LD EIR, A:** Loads the External Interrupt Register, EIR, with the data in the Accumulator. The EIR is used to specify the Most Significant Byte (MSB) of the External Interrupt address. The value loaded in the EIR is concatenated with the appropriate External Interrupt address to form the 16-bit ISR starting address.
- **LD IIR, A:** Loads the Internal Interrupt Register, IIR, with the data in the Accumulator. The IIR is used to specify the Most Significant Byte (MSB) of the Internal Peripheral Interrupt address. The value loaded in the IIR is concatenated with the appropriate Internal Peripheral address to form the 16-bit ISR starting address for that peripheral.

LD HL, (mn)
LD HL, (HL+d)
LD HL, (IX+d)
LD HL, (IY+d)

Opcode	Instruction	Clocks	Operation
2A mn	LD HL, (mn)	11 (2,2,2,1,2,2)	L = (mn); H = (mn + 1)
DD E4 d	LD HL, (HL+d)	11 (2,2,2,1,2,2)	L = (HL + d); H = (HL + d + 1)
E4 d	LD HL, (IX+d)	9 (2,2,1,2,2)	L = (IX + d); H = (IX + d + 1)
FD E4 d	LD HL, (IY+d)	11 (2,2,2,1,2,2)	L = (IY + d); H = (IY + d + 1)

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP
	•	

I/O	
S	D
•	

Description

- **LD HL, (mn)**: Loads the register L with the data whose address is *mn* and loads the register H with the data whose address is *mn* plus 1.
- **LD HL, (HL+d)**: Loads the register L with the data whose address is the data in word register HL plus a displacement *d*. Then loads the register H with the data whose address is the data in word register HL plus a displacement *d* plus 1.
- **LD HL, (IX+d)**: Loads the register L with the data whose address is the data in index register IX plus a displacement *d*. Then loads the register H with the data whose address is the data in index register IX plus a displacement *d* plus 1.
- **LD HL, (IY+d)**: Loads the register L with the data whose address is the data in index register IY plus a displacement *d*. Then loads the register H with the data whose address is the data in index register IY plus a displacement *d* plus 1.

The last 3 instructions are not available for the Z180.

LD HL, (SP+n)

Opcode	Instruction	Clocks	Operation
C4 n	LD HL, (SP+n)	9 (2, 2, 1, 2, 2)	L = (SP + n); H = (SP + n + 1)

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

Loads the register L with the data whose address is the data in index register SP plus a displacement d . Then loads the register H with the data whose address is the data in index register SP plus a displacement d plus 1. This instruction is implemented for the Rabbit and is not available for the Z180.

LD HL, IX LD HL, IY

Opcode	Instruction	Clocks	Operation
DD 7C	LD HL, IX	4 (2, 2)	HL = IX
FD 7C	LD HL, IY	4 (2, 2)	HL = IY

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

These instructions are implemented for the Rabbit and are not available for the Z180.

- **LD HL, IX:** Loads the word register HL with the data in index register IX.
- **LD HL, IY:** Loads the word register HL with the data in index register IY.

LD IX, (mn)

Opcode	Instruction	Clocks	Operation
DD 2A n m	LD IX, (mn)	13*	$IX_{(low)} = (mn); IX_{(high)} = (mn + 1)$
*Clocking: 13 (2,2,2,2,1,2,2)			

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D
•	

Description

Loads the low order byte of index register IX with the data whose address is *mn*. Then loads the high order byte of IX with the data whose address is *mn* plus 1.

LD IX, (SP+n)

Opcode	Instruction	Clocks	Operation
DD C4 n	LD IX, (SP+n)	11*	$IX_{(low)} = (SP + n); IX_{(high)} = (SP + n + 1)$
*Clocking: 11 (2,2,2,1,2,2)			

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

Loads the low order byte of index register IX with the data whose address is the data in the Stack Pointer, SP, plus a displacement *n*. Then loads the high order byte of IX with the data whose address is the data in the Stack Pointer register plus a displacement *n* plus 1. This instruction is implemented for the Rabbit and is not available for the Z180.

LD IX,HL
LD IX,mn
LD IY,HL
LD IY,mn

Opcode	Instruction	Clocks	Operation
DD 7D	LD IX,HL	4 (2,2)	IX = HL
DD 21 n m	LD IX,mn	8 (2,2,2,2)	IX = mn
FD 7D	LD IY,HL	4 (2,2)	IY = HL
FD 21 n m	LD IY,mn	8 (2,2,2,2)	IY = mn

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

- **LD IX,HL:** Loads the index register IX with the data in word register HL. This instruction is implemented for the Rabbit and is not available for the Z180
- **LD IX,mn:** Loads the index register IX with the 16-bit constant *mn*.
- **LD IY,HL:** Loads the index register IY with the data in word register HL. This instruction is implemented for the Rabbit and is not available for the Z180
- **LD IY,mn:** Loads the index register IY with the 16-bit constant *mn*.

LD IY, (mn)

Opcode	Instruction	Clocks	Operation
FD 2A n m	LD IY, (mn)	13*	$IY_{(low)} = (mn); IY_{(high)} = (mn + 1)$
*Clocking: 13 (2,2,2,2,1,2,2)			

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D
•	

Description

Loads the low order byte of index register IY with the data at the address *mn* and loads the high order byte of IY with the data at the address *mn+1*.

LD IY, (SP+n)

Opcode	Instruction	Clocks	Operation
FD C4 n	LD IY, (SP+n)	11*	$IY_{(low)} = (SP + n); IY_{(high)} = (SP + n + 1)$
*Clocking: 11 (2,2,2,1,2,2)			

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

Loads the low order byte of index register IY with the data whose address is the data in the Stack Pointer register SP plus a displacement n . Then loads the high order byte of IY with the data whose address is the data in the Stack Pointer register plus a displacement n plus 1. This instruction is implemented for the Rabbit and is not available for the Z180

LD r , (HL)
LD r , (IX+ d)
LD r , (IY+ d)

Opcode	Instruction	Clocks	Operation
— 7E 46 4E 56 5E 66 6E	LD r, (HL) LD A, (HL) LD B, (HL) LD C, (HL) LD D, (HL) LD E, (HL) LD H, (HL) LD L, (HL)	5 (2,1,2) 5 (2,1,2) 5 (2,1,2) 5 (2,1,2) 5 (2,1,2) 5 (2,1,2) 5 (2,1,2) 5 (2,1,2)	$r = (HL)$ A = (HL) B = (HL) C = (HL) D = (HL) E = (HL) H = (HL) L = (HL)
— DD 7E d DD 46 d DD 4E d DD 56 d DD 5E d DD 66 d DD 6E d	LD r, (IX+d) LD A, (IX+ d) LD B, (IX+ d) LD C, (IX+ d) LD D, (IX+ d) LD E, (IX+ d) LD H, (IX+ d) LD L, (IX+ d)	9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2)	$r = (IX + d)$ A = (IX + d) B = (IX + d) C = (IX + d) D = (IX + d) E = (IX + d) H = (IX + d) L = (IX + d)
— FD 7E d FD 46 d FD 4E d FD 56 d FD 5E d FD 66 d FD 6E d	LD r, (IY+d) LD A, (IY+ d) LD B, (IY+ d) LD C, (IY+ d) LD D, (IY+ d) LD E, (IY+ d) LD H, (IY+ d) LD L, (IY+ d)	9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2) 9 (2,2,2,1,2)	$r = (IY + d)$ A = (IY + d) B = (IY + d) C = (IY + d) D = (IY + d) E = (IY + d) H = (IY + d) L = (IY + d)

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP
	•	

I/O	
S	D
•	

Description

Loads the register r (any of the registers A, B, C, D, E, H, or L) with the data whose address is:

- the data in word register HL, or
- the sum of the data in index register IX and a displacement d , or
- the sum of the data in index register IY and a displacement d .

LD r, n

Opcode	Instruction	Clocks	Operation
—	LD r, n	4 (2,2)	$r = n$
3E n	LD A, n	4 (2,2)	A = n
06 n	LD B, n	4 (2,2)	B = n
0E n	LD C, n	4 (2,2)	C = n
16 n	LD D, n	4 (2,2)	D = n
1E n	LD E, n	4 (2,2)	E = n
26 n	LD H, n	4 (2,2)	H = n
2E n	LD L, n	4 (2,2)	L = n

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

Loads the register r (any of the registers A, B, C, D, E, H, or L) with the 8-bit constant n .

LD r, g

Opcode								Instruction	Clocks	Operation
r, g	A	B	C	D	E	H	L	LD r, g	2	$r = g$
A	7F	78	79	7A	7B	7C	7D			
B	47	40	41	42	43	44	45			
C	4F	48	49	4A	4B	4C	4D			
D	57	50	51	52	53	54	55			
E	5F	58	59	5A	5B	5C	5D			
H	67	60	61	62	63	64	65			
L	6F	68	69	6A	6B	6C	6D			

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

Loads the one-byte register r (any of the registers A, B, C, D, E, H, or L) with the data in another one-byte register g (any of the registers A, B, C, D, E, H, or L).

LD SP,HL
LD SP,IX
LD SP,IY

Opcode	Instruction	Clocks	Operation
F9	LD SP,HL	2	SP = HL
DD F9	LD SP,IX	4 (2,2)	SP = IX
FD F9	LD SP,IY	4 (2,2)	SP = IY

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

Loads the Stack Pointer register, SP, with the data in (a) the word register HL, (b) the data in index register IX, or (c) the data in index register IY. These are privileged instructions.

LD XPC,A

Opcode	Instruction	Clocks	Operation
ED 67	LD XPC,A	4 (2,2)	XPC = A

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

Loads the Extension of the Program Counter, XPC, with the data in the Accumulator. This instruction is privileged. It is implemented for the Rabbit and is not available for the Z180.

LDD
LDDR
LDI
LDIR

Opcode	Instruction	Clocks	Operation
ED A8	LDD	10 (2,2,1,2,3)	(DE) = (HL); BC = BC - 1; DE = DE - 1; HL = HL - 1
ED B8	LDDR	6 + 7i (2,2,1,(2,3,2)i,1)	repeat: (DE) = (HL); BC = BC - 1; DE = DE - 1; HL = HL - 1 until { BC == 0 }
ED A0	LDI	10 (2,2,1,2,3)	(DE) = (HL); BC = BC - 1; DE = DE + 1; HL = HL + 1
ED B0	LDIR	6 + 7i (2,2,1,(2,3,2)i,1)	repeat: (DE) = (HL); BC = BC - 1; DE = DE + 1; HL = HL + 1 until { BC == 0 }

Flags						
S	Z			L/V		C
-	-			•		-

ALTD		
F	R	SP

I/O	
S	D
	•

Description

- **LDD**: Loads the memory location whose address is in word register DE with the data at the address in word register HL. Then it decrements the data in word registers BC, DE, and HL.
- **LDDR**: While the data in the register pair BC does not equal 0 then the memory location whose address is in word register DE is loaded with the data at the address in word register HL. Then it decrements the data in word registers BC, DE, and HL. The instruction then repeats until BC equals zero.
- **LDI**: Loads the memory location whose address is in word register DE with the data at the address in word register HL. Then the data in word register BC is decremented and the data in word registers DE and HL is incremented.
- **LDIR**: While the data in the register pair BC does not equal 0 then the memory location whose address is in word register DE is loaded with the data at the address in word register HL. Then the data in word register BC is decremented and the data in word registers DE and HL are incremented. The instruction then repeats until BC equals zero.

If any of these block move instructions are prefixed by IOI or IOE, the destination will be in the specified I/O space. Add 1 clock for each iteration for the prefix if the prefix is IOI (internal I/O). If the prefix is IOE, add 2 clocks plus the number of I/O wait states enabled. The V flag is cleared when BC transitions from 1 to 0. If the V flag is not cleared another step is performed for the repeating versions of the instructions. Interrupts can occur between different repeats, but not within an iteration equivalent to LDD or LDI. Return from the interrupt is to the first byte of the instruction which is the I/O prefix byte if there is one.

LDP (HL),HL
LDP (IX),HL
LDP (IY),HL

Opcode	Instruction	Clocks	Operation
ED 64	LDP (HL),HL	12 (2,2,2,3,3)	(HL) = L; (HL + 1) = H. (Addr[19:16] = A[3:0])
DD 64	LDP (IX),HL	12 (2,2,2,3,3)	(IX) = L; (IX + 1) = H. (Addr[19:16] = A[3:0])
FD 64	LDP (IY),HL	12 (2,2,2,3,3)	(IY) = L; (IY + 1) = H. (Addr[19:16] = A[3:0])

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

These instructions are used to access 20-bit addresses. In all cases, the four most significant bits of the 20-bit address (bits 19 through 16) are defined as the four least significant bits of the Accumulator (bits 3 through 0). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space. These instructions are implemented for the Rabbit and are not available for the Z180.

- **LDP (HL),HL:** Loads the memory location whose 16 least significant bits of its 20-bit address are the data in paired register HL with the data in the register L, and then loads the following 20-bit address with the data in the register H.
- **LDP (IX),HL:** Loads the memory location whose 16 least significant bits of its 20-bit address are the data in index register IX with the data in the register L, and then loads the following 20-bit address with the data in the register H.
- **LDP (IY),HL:** Loads the memory location whose 16 least significant bits of its 20-bit address are the data in index register IY with the data in the register L, and then loads the following 20-bit address with the data in the register H.

Note that the LDP instructions wrap around on a 64K page boundary. Since the LDP instruction operates on two-byte values, the second byte will wrap around and be written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address 0xn,0xFFFF, you will get the bytes located at 0xn, 0xFFFF and 0xn,0x0000 instead of 0xn,0xFFFF and 0x(n+1),0x0000 as you might expect. Therefore, do not use LDP at any physical address ending in 0xFFFF.

LDP (*mn*), HL
LDP (*mn*), IX
LDP (*mn*), IY

Opcode	Instruction	Clocks	Operation
ED 65 <i>n m</i>	LDP (<i>mn</i>), HL	15*	(<i>mn</i>) = L; (<i>mn</i> + 1) = H. (Addr[19:16] = A[3:0])
DD 65 <i>n m</i>	LDP (<i>mn</i>), IX	15*	(<i>mn</i>) = IX _(low) ; (<i>mn</i> + 1) = IX _(high) . (Addr[19:16] = A[3:0])
FD 65 <i>n m</i>	LDP (<i>mn</i>), IY	15*	(<i>mn</i>) = IY _(low) ; (<i>mn</i> + 1) = IY _(high) . (Addr[19:16] = A[3:0])
*Clocking: 15 (2,2,2,2,1,3,3)			

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

These instructions are used to access 20-bit addresses. In all cases, the four most significant bits of the 20-bit address (bits 19 through 16) are defined as the four least significant bits of the Accumulator (bits 3 through 0). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space. These instructions are implemented for the Rabbit and are not available for the Z180.

- **LDP (*mn*), HL:** Loads the memory location whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn* with the data in the register L, and then loads the following memory location with the data in the register H.
- **LDP (*mn*), IX:** Loads the memory location whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn* with the low order byte of index register IX, and then loads the following memory location with the high order byte of index register IX.
- **LDP (*mn*), IY:** Loads the memory location whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn* with the low order byte of index register IY, and then loads the following memory location with the high order byte of index register IY.

Note that the LDP instructions wrap around on a 64K page boundary. Since the LDP instruction operates on two-byte values, the second byte will wrap around and be written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address 0xn,0xFFFF, you will get the bytes located at 0xn, 0xFFFF and 0xn,0x0000 instead of 0xn,0xFFFF and 0x(n+1),0x0000 as you might expect. Therefore, do not use LDP at any physical address ending in 0xFFFF.

LDP HL, (HL)
LDP HL, (IX)
LDP HL, (IY)

Opcode	Instruction	Clocks	Operation
ED 6C	LDP HL, (HL)	10 (2,2,2,2,2)	L = (HL); H = (HL + 1). (Addr[19:16] = A[3:0])
DD 6C	LDP HL, (IX)	10 (2,2,2,2,2)	L = (IX); H = (IX + 1). (Addr[19:16] = A[3:0])
FD 6C	LDP HL, (IY)	10 (2,2,2,2,2)	L = (IY); H = (IY + 1). (Addr[19:16] = A[3:0])

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

These instructions are used to access 20-bit addresses. In all cases, the four most significant bits of the 20-bit address (bits 19 through 16) are defined as the four least significant bits of the Accumulator (bits 3 through 0). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space. These instructions are implemented for the Rabbit and are not available for the Z180.

- **LDP HL, (HL)**: Loads the register L with the data whose 16 least significant bits of its 20-bit address are the data in paired register HL, and then loads the register H with the data in the following 20-bit address.
- **LDP HL, (IX)**: Loads the register L with the data whose 16 least significant bits of its 20-bit address are the data in index register IX, and then loads the register H with the data in the following 20-bit address.
- **LDP HL, (IY)**: Loads the register L with the data whose 16 least significant bits of its 20-bit address are the data in index register IY, and then loads the register H with the data in the following 20-bit address.

Note that the LDP instructions wrap around on a 64K page boundary. Since the LDP instruction operates on two-byte values, the second byte will wrap around and be written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address 0xn,0xFFFF, you will get the bytes located at 0xn, 0xFFFF and 0xn,0x0000 instead of 0xn,0xFFFF and 0x(n+1),0x0000 as you might expect. Therefore, do not use LDP at any physical address ending in 0xFFFF.

LDP HL, (mn)
LDP IX, (mn)
LDP IY, (mn)

Opcode	Instruction	Clocks	Operation
ED 6D n m	LDP HL, (mn)	13*	L = (mn); H = (mn + 1). (Addr[19:16] = A[3:0])
DD 6D n m	LDP IX, (mn)	13*	IX _(low) = (mn); IX _(high) = (mn + 1). (Addr[19:16] = A[3:0])
FD 6D n m	LDP IY, (mn)	13*	IY _(low) = (mn); IY _(high) = (mn + 1). (Addr[19:16] = A[3:0])
*Clocking: 13 (2,2,2,2,1,2,2)			

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

These instructions are used to access 20-bit addresses. In all cases, the four most significant bits of the 20-bit address (bits 19 through 16) are defined as the four least significant bits of the Accumulator (bits 3 through 0). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space. These instructions are implemented for the Rabbit and are not available for the Z180.

- **LDP HL, (mn)**: Loads the register L with the data whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn*, and then loads the register H with the data in the following 20-bit address.
- **LDP IX, (mn)**: Loads the low order byte of index register IX with the data whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn*, and then loads the high order byte of IX with the data in the following 20-bit address.
- **LDP IY, (mn)**: Loads the low order byte of index register IY with the data whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn*, and then loads the high order byte of IY with the data in the following 20-bit address.

Note that the LDP instructions wrap around on a 64K page boundary. Since the LDP instruction operates on two-byte values, the second byte will wrap around and be written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address 0xn,0xFFFF, you will get the bytes located at 0xn, 0xFFFF and 0xn,0x0000 instead of 0xn,0xFFFF and 0x(n+1)0x0000 as you might expect. Therefore, do not use LDP at any physical address ending in 0xFFFF.

LJP *x, mn*

Opcode	Instruction	Clocks	Operation
C7 <i>n m x</i>	LJP <i>x, mn</i>	10 (2, 2, 2, 2, 2)	XPC = <i>x</i> ; PC = <i>mn</i>

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

This instruction is similar to the **JP *mn*** instruction in that it transfers program execution to the memory location specified by the 16-bit address, *mn*. **LJP** is special in that it allows a jump to be made to a computed address in XMEM. Note that the value of XPC and consequently the address space defined by the XPC is dynamically changed with the **LJP** instructions.

The instruction loads the XPC, with the 8-bit constant *x*. Then loads the Program Counter, PC, with the 16-bit constant *mn*, which must be in the range E000–FFFF.

This instruction recognizes labels when used in the Dynamic C assembler. This instruction is implemented for the Rabbit and is not available for the Z180.

LRET

Opcode	Instruction	Clocks	Operation
ED 45	LRET	13 (2, 2, 1, 2, 2, 2, 2)	PC _(low) = (SP); PC _(high) = (SP+1); XPC = (SP + 2); SP = SP + 3

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

The LRET transfers execution from a subroutine to the calling program by popping the Program Counter and the XPC off of the Stack, in order to return from a LCALL operation.

The instruction first loads the low order byte of the Program Counter with the data whose address is the data in the Stack Pointer, SP. Then it loads the high order byte of the PC with the data in whose address is the sum data in the SP and 1. Then it loads the Extension of the Program Counter, the XPC, with the data whose address is the data in the SP plus 2. Finally it adds three to the value in the SP and stores the result in the SP

This instruction is implemented for the Rabbit and is not available for the Z180.

MUL

Opcode	Instruction	Clocks	Operation
F7	MUL	12 (2,10)	HL:BC = BC • DE

Flags						
S	Z			L/V		C
–	–			–		–

ALTD		
F	R	SP

I/O	
S	D

Description

A multiplication operation is performed on the contents of the 16-bit binary integers contained in the BC and DE registers. The signed 32-bit result is placed in the HL (bits 31 through 16) and BC (bits 15 through 0) registers.

If the multiplier is negative, the hardware takes its 2's-complement as multiplication is being performed. If the multiplier is positive, it is passed unchanged. If there is a carry from this stage of the 2's complement operation, it is passed to the next stage.

This instruction is implemented for the Rabbit and is not available for the Z180.

Examples:

```
LD BC, 0FFFFh    ;BC gets -1
LD DE, 0FFFFh    ;DE gets -1
MUL              ;HL|BC = 1, HL gets 0000h, BC gets 0001h
```

In the above example, the 2's complement of FFFFh is 0001h.

```
LD BC, 0FFFFh    ;BC gets -1
LD DE, 00001h    ;DE gets 1
MUL              ;HL|BC = -1, HL gets FFFFh, BC gets FFFFh
```


NEG

Opcode	Instruction	Clocks	Operation
ED 44	NEG	4 (2,2)	$A = 0 - A$

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Subtracts the value of the data in the Accumulator from zero and stores the result in the Accumulator.

NOP

Opcode	Instruction	Clocks	Operation
00	NOP	2	No operation

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

No operation is performed during this cycle.

OR (HL)
OR (IX+d)
OR (IY+d)

Opcode	Instruction	Clocks	Operation
B6	OR (HL)	5 (2,1,2)	$A = A \mid (HL)$
DD B6 d	OR (IX+d)	9 (2,2,2,1,2)	$A = A \mid (IX+d)$
FD B6 d	OR (IY+d)	9 (2,2,2,1,2)	$A = A \mid (IY+d)$

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•	•	

I/O	
S	D
•	

Description

Performs a logical OR operation between the byte in the Accumulator and the byte whose address is (a) in the word register HL, (b) the sum of the data in index register IX and a displacement d , or (c) the sum of the data in index register IY and a displacement d .

The relative bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set if either of the compared bits is set. The result is stored in the Accumulator.

Example

If the byte in the Accumulator is 0100 1100 and the byte in the memory location pointed to by HL is 1110 0101, the operation:

OR (HL)

would result in the Accumulator containing 1110 1101.

OR HL,DE

Opcode	Instruction	Clocks	Operation
EC	OR HL,DE	2	HL = HL DE

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Performs a logical OR between the data in word register HL and the data in word register DE. The relative bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set if either of the compared bits is set. The result is stored in HL. This instruction was implemented for the Rabbit and is not available for the Z180.

OR IX,DE OR IY,DE

Opcode	Instruction	Clocks	Operation
DD EC	OR IX,DE	4 (2,2)	IX = IX DE
FD EC	OR IY,DE	4 (2,2)	IY = IY DE

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•		

I/O	
S	D

Description

- **OR IX,DE:** Performs a logical OR operation between the data in index register IX and the data in word registers DE. The result is stored in IX
- **OR IY,DE:** Performs a logical OR operation between the data in index register IY and the data in word register DE. The result is stored in IY

The relative bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set if either of the compared bits is set. These instructions were implemented for the Rabbit and are not available for the Z180.

OR *n*
OR *r*

Opcode	Instruction	Clocks	Operation
F6 <i>n</i>	OR <i>n</i>	4 (2, 2)	A = A <i>n</i>
—	OR <i>r</i>	2	A = A <i>r</i>
B7	OR A	2	A = A A
B0	OR B	2	A = A B
B1	OR C	2	A = A C
B2	OR D	2	A = A D
B3	OR E	2	A = A E
B4	OR H	2	A = A H
B5	OR L	2	A = A L

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

- **OR *n*:** Performs a logical OR operation between the byte in the Accumulator and the 8-bit constant *n*.
- **OR *r*:** Performs a logical OR operation between the byte in the Accumulator and the byte in register *r* (any of the registers A, B, C, D, E, H, or L).

The relative bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set if either of the compared bits is set. The result is stored in the Accumulator.

POP IP
POP IX
POP IY

Opcode	Instruction	Clocks	Operation
ED 7E	POP IP	7 (2,2,1,2)	IP = (SP); SP = SP + 1
DD E1	POP IX	9 (2,2,1,2,2)	IX _(low) = (SP); IX _(high) = (SP + 1); SP = SP + 2
FD E1	POP IY	9 (2,2,1,2,2)	IY _(low) = (SP); IY _(high) = (SP + 1); SP = SP + 2

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

- **POP IP:** Loads the Interrupt Priority Register, IP, with the data at the memory location in the Stack Pointer, SP, and then increments the data in SP. This privileged instruction was implemented for the Rabbit and is not available for the Z180.
- **POP IX:** Loads the low order byte of index register IX with the data at the memory address in the Stack Pointer, SP, then loads the high order byte of IX with the data at the address immediately following the one held in SP. SP is then incremented twice.
- **POP IY:** Loads the low order byte of index register IY with the data at the memory address in the Stack Pointer, SP, then loads the high order byte of IY with the data at the memory address immediately following the one held in SP. SP is then incremented twice.

POP zz

Opcode	Instruction	Clocks	Operation
—	POP zz	7 (2,1,2,2)	$zz_{(low)} = (SP); zz_{(high)} = (SP + 1);$ $SP = SP + 2$
F1	POP AF	7 (2,1,2,2)	$F = (SP); A = (SP + 1); SP = SP + 2$
C1	POP BC	7 (2,1,2,2)	$C = (SP); B = (SP + 1); SP = SP + 2$
D1	POP DE	7 (2,1,2,2)	$E = (SP); D = (SP + 1); SP = SP + 2$
E1	POP HL	7 (2,1,2,2)	$L = (SP); H = (SP + 1); SP = SP + 2$

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

Loads the low order byte of the word register *zz* (any of the word registers AF, BC, DE, or HL) with the data at the memory address in the Stack Pointer, *SP*, then loads the high order byte of *zz* with the data at the memory address immediately following the one held in *SP*. *SP* is then incremented twice.

PUSH IP
PUSH IX
PUSH IY

Opcode	Instruction	Clocks	Operation
ED 76	PUSH IP	9 (2,2,2,3)	$(SP - 1) = IP; SP = SP - 1$
DD E5	PUSH IX	12 (2,2,2,3,3)	$(SP - 1) = IX_{(high)}; (SP - 2) = IX_{(low)};$ $SP = SP - 2$
FD E5	PUSH IY	12 (2,2,2,3,3)	$(SP - 1) = IY_{(high)}; (SP - 2) = IY_{(low)};$ $SP = SP - 2$

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

- **PUSH IP:** Loads the location in memory whose address is 1 less than the data held in the Stack Pointer, SP, with the data in the Interrupt Priority Register IP. Then decrements SP. This instruction was implemented for the Rabbit and is not available for the Z180.
- **PUSH IX:** Loads the memory location with the address 1 less than the data in the Stack Pointer, SP, with the high order byte of the data in index register IX, and loads the memory location with the address two less than the data in SP with the low order byte of the data in IX. Then SP is decremented twice.
- **PUSH IY:** Loads the memory location with the address 1 less than the data in the Stack Pointer, SP, with the high order byte of the data in index register IX, and loads the memory location with the address two less than the data in SP with the low order byte of the data in IX. Then SP is decremented twice.

PUSH zz

Opcode	Instruction	Clocks	Operation
—	PUSH zz	10 (2,2,3,3)	(SP - 1) = zz_(high); (SP - 2) = zz_(low); SP = SP - 2
F5	PUSH AF	10 (2,2,3,3)	(SP - 1) = A; (SP - 2) = F; SP = SP - 2
C5	PUSH BC	10 (2,2,3,3)	(SP - 1) = B; (SP - 2) = C; SP = SP - 2
D5	PUSH DE	10 (2,2,3,3)	(SP - 1) = D; (SP - 2) = E; SP = SP - 2
E5	PUSH HL	10 (2,2,3,3)	(SP - 1) = H; (SP - 2) = L; SP = SP - 2

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP

I/O	
S	D

Description

Loads the memory location with the address 1 less than the data in the Stack Pointer, SP, with the high order byte of the data in word register zz (any of the word register AF, BC, DE, or HL), and loads the memory location with the address two less than the data in SP with the low order byte of the data in zz. Then SP is decremented twice.

RES b , (HL)
RES b , (IX+ d)
RES b , (IY+ d)

Opcode	Instruction	Clocks	Operation
—	RES b, (HL)	10*	(HL) = (HL) & ~bit b
CB 86	RES bit 0, (HL)	10*	(HL) = (HL) & ~bit 0
CB 8E	RES bit 1, (HL)	10*	(HL) = (HL) & ~bit 1
CB 96	RES bit 2, (HL)	10*	(HL) = (HL) & ~bit 2
CB 9E	RES bit 3, (HL)	10*	(HL) = (HL) & ~bit 3
CB A6	RES bit 4, (HL)	10*	(HL) = (HL) & ~bit 4
CB AE	RES bit 5, (HL)	10*	(HL) = (HL) & ~bit 5
CB B6	RES bit 6, (HL)	10*	(HL) = (HL) & ~bit 6
CB BE	RES bit 7, (HL)	10*	(HL) = (HL) & ~bit 7
—	RES b, (IX+d)	13**	(IX + d) = (IX + d) & ~bit
DD CB d 86	RES bit 0, (IX+ d)	13**	(IX + d) = (IX + d) & ~bit 0
DD CB d 8E	RES bit 1, (IX+ d)	13**	(IX + d) = (IX + d) & ~bit 1
DD CB d 96	RES bit 2, (IX+ d)	13**	(IX + d) = (IX + d) & ~bit 2
DD CB d 9E	RES bit 3, (IX+ d)	13**	(IX + d) = (IX + d) & ~bit 3
DD CB d A6	RES bit 4, (IX+ d)	13**	(IX + d) = (IX + d) & ~bit 4
DD CB d AE	RES bit 5, (IX+ d)	13**	(IX + d) = (IX + d) & ~bit 5
DD CB d B6	RES bit 6, (IX+ d)	13**	(IX + d) = (IX + d) & ~bit 6
DD CB d BE	RES bit 7, (IX+ d)	13**	(IX + d) = (IX + d) & ~bit 7
—	RES b, (IY+d)	13**	(IY + d) = (IY + d) & ~bit
FD CB d 86	RES bit 0, (IY+ d)	13**	(IY + d) = (IY + d) & ~bit 0
FD CB d 8E	RES bit 1, (IY+ d)	13**	(IY + d) = (IY + d) & ~bit 1
FD CB d 96	RES bit 2, (IY+ d)	13**	(IY + d) = (IY + d) & ~bit 2
FD CB d 9E	RES bit 3, (IY+ d)	13**	(IY + d) = (IY + d) & ~bit 3
FD CB d A6	RES bit 4, (IY+ d)	13**	(IY + d) = (IY + d) & ~bit 4
FD CB d AE	RES bit 5, (IY+ d)	13**	(IY + d) = (IY + d) & ~bit 5
FD CB d B6	RES bit 6, (IY+ d)	13**	(IY + d) = (IY + d) & ~bit 6
FD CB d BE	RES bit 7, (IY+ d)	13**	(IY + d) = (IY + d) & ~bit 7
Clocking: *10 (2,2,1,2,3) **13 (2,2,2,2,2,3)			

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP

I/O	
S	D
	•

Description

Resets bit b (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the data whose address is:

- held in word register HL, or
- the sum of the data in index register IX and a displacement d , or
- the sum of the data in index register IY and a displacement d .

The bit is reset by performing a logical AND between the selected bit and its complement.

RES *b, r*

Opcode								Instruction	Clocks	Operation
<i>b, r</i>	A	B	C	D	E	H	L	RES <i>b, r</i>	4 (2, 2)	$r = r \& \sim \text{bit}$
CB(0)	87	80	81	82	83	84	85			
CB(1)	8F	88	89	8A	8B	8C	8D			
CB(2)	97	90	91	92	93	94	95			
CB(3)	9F	98	99	9A	9B	9C	9D			
CB(4)	A7	A0	A1	A2	A3	A4	A5			
CB(5)	AF	A8	A9	AA	AB	AC	AD			
CB(6)	B7	B0	B1	B2	B3	B4	B5			
CB(7)	BF	B8	B9	BA	BB	BC	BD			

Flags							
S	Z			L/V			C
-	-			-			-

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

Resets bit *b* (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the data whose address is held in the register *r* (any of the register A, B, C, D, E, H, or L).

The bit is reset by performing a logical AND between the selected bit and its complement.

RET

Opcode	Instruction	Clocks	Operation
C9	RET	8 (2,1,2,2,1)	$PC_{(low)} = (SP); PC_{(high)} = (SP + 1);$ $SP = SP + 2$

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

RET transfers execution from a subroutine to the program that called it. First it loads the low order byte of the Program Counter, PC, with the data at the memory address in the Stack Pointer, SP, then loads the high order byte of PC with the data at the memory address immediately following the one held in SP. The data in SP is then incremented twice.

RET f

Opcode	Instruction	Operation
—	RET f	If {f} $PC_{(low)} = (SP); PC_{(high)} = (SP + 1); SP = SP + 2$
C0	RET NZ	If {NZ} $PC_{(low)} = (SP); PC_{(high)} = (SP + 1); SP = SP + 2$
C8	RET Z	If {Z} $PC_{(low)} = (SP); PC_{(high)} = (SP + 1); SP = SP + 2$
D0	RET NC	If {NC} $PC_{(low)} = (SP); PC_{(high)} = (SP + 1); SP = SP + 2$
D8	RET C	If {C} $PC_{(low)} = (SP); PC_{(high)} = (SP + 1); SP = SP + 2$
E0	RET LZ	If {LZ} $PC_{(low)} = (SP); PC_{(high)} = (SP + 1); SP = SP + 2$
E8	RET LO	If {LO} $PC_{(low)} = (SP); PC_{(high)} = (SP + 1); SP = SP + 2$
F0	RET P	If {P} $PC_{(low)} = (SP); PC_{(high)} = (SP + 1); SP = SP + 2$
F8	RET M	If {M} $PC_{(low)} = (SP); PC_{(high)} = (SP + 1); SP = SP + 2$
Clocking: 2; 8 (2,1,2,2,1)		

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP

I/O	
S	D

Description

If the condition f is false, then the instruction is ignored. If the condition f is true, then the instruction loads the low order byte of the Program Counter, PC, with the data at the memory address in the Stack Pointer, SP, then loads the high order byte of PC with the data at the memory address immediately following the one held in SP and the data in SP is then incremented twice.

The condition f is one of the following:

- **NZ** zero flag not set
- **Z** zero flag set
- **NC** carry flag not set
- **C** carry flag set
- **LZ/NV** Logic Zero/Overflow flag is not set
- **LO/V** Logic Zero/Overflow flag is set
- **P** sign flag not set
- **M** sign flag set.

RETI

Opcode	Instruction	Clocks	Operation
ED 4D	RETI	12 (2,2,1,2,2,2,1)	$IP = (SP); PC_{(low)} = (SP+1);$ $PC_{(high)} = (SP + 2); SP = SP + 3$

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D

Description

Loads the Interrupt Priority register, IP, with the data whose address is in the Stack Pointer, SP. Then loads the low order byte of the Program Counter, PC, with the data whose address is 1 higher than the data in SP and loads the high order byte of the PC with the data whose address is two higher than the data in the SP. The data in the SP is then incremented three times. This privileged instruction was implemented for the Rabbit and is not available for the Z180.

RL (HL)
RL (IX+d)
RL (IY+d)

Opcode	Instruction	Clocks	Operation
CB 16	RL (HL)	10 (2,2,1,2,3)	$\{CF, (HL)\} = \{(HL), CF\}$
DD CB d 16	RL (IX+d)	13 (2,2,2,2,2,3)	$\{CF, (IX + d)\} = \{(IX + d), CF\}$
FD CB d 16	RL (IY+d)	13 (2,2,2,2,2,3)	$\{CF, (IY + d)\} = \{(IY + d), CF\}$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•		

I/O	
S	D
•	•

Description

Rotates to the left with the Carry Flag, CF, the data whose address is:

- the data in word register HL, or
- the sum of the data in index register IX and a displacement d , or
- the sum of the data in index register IY and a displacement d .

Bits 0 through 6 move to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the CF moves to bit 0 and bit 7 moves to the CF. See Figure 1 below.




Figure 1: The bit logic of the RL instruction.

Example

If the HL contains 0x4545, the byte in the memory location 0x4545 is 0110 1010, and the CF is set, then after the execution of the operation

RL (HL)

The byte in memory location 0x4545 will contain 1101 0101 and the CF will be reset.

RL DE

Opcode	Instruction	Clocks	Operation
F3	RL DE	2	$\{CF, DE\} = \{DE, CF\}$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Rotates to the left with the Carry Flag, CF, the contents of register DE. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the CF moves to bit 0 and bit 15 moves to the CF. See Figure 1 on page 82. This instruction was implemented for the Rabbit and is not available for the Z180.

RL *r*

Opcode	Instruction	Clocks	Operation
—	RL <i>r</i>	4 (2,2)	$\{CF, r\} = \{r, CF\}$
CB 17	RL A	4 (2,2)	$\{CF, A\} = \{A, CF\}$
CB 10	RL B	4 (2,2)	$\{CF, B\} = \{B, CF\}$
CB 11	RL C	4 (2,2)	$\{CF, C\} = \{C, CF\}$
CB 12	RL D	4 (2,2)	$\{CF, D\} = \{D, CF\}$
CB 13	RL E	4 (2,2)	$\{CF, E\} = \{E, CF\}$
CB 14	RL H	4 (2,2)	$\{CF, H\} = \{H, CF\}$
CB 15	RL L	4 (2,2)	$\{CF, L\} = \{L, CF\}$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Rotates to the left with the Carry Flag, CF, the contents of the register *r* (any of the register A, B, C, D, E, H, or L). Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the CF moves to bit 0 and bit 7 moves to the CF. See Figure 1 on page 82.

RLA

Opcode	Instruction	Clocks	Operation
17	RLA	2	$\{CF, A\} = \{A, CF\}$

Flags						
S	Z			L/V		C
–	–			–		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Rotates to the left with the Carry Flag, CF, the contents of the Accumulator. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the CF moves to bit 0 and bit 7 moves to the CF. See Figure 1 on page 82.

RLC (HL)
RLC (IX+d)
RLC (IY+d)

Opcode	Instruction	Clk	Operation
CB 06	RLC (HL)	10*	$(HL) = \{(HL)[6,0], (HL)[7]\};$ $CF = (HL)[7]$
DD CB d 06	RLC (IX+d)	13**	$(IX + d) = \{(IX + d)[6,0], (IX + d)[7]\};$ $CF = (IX+d)[7]$
FD CB d 06	RLC (IY+d)	13**	$(IY + d) = \{(IY + d)[6,0], (IY + d)[7]\};$ $CF = (IY + d)[7]$
Clk: Clocking: *10 (2,2,1,2,3) **13 (2,2,2,2,2,3)			

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•		

I/O	
S	D
•	•

Description

Rotates to the left the data whose address is:

- the data in word register HL, or
- the sum of the data in index register IX and a displacement d , or
- the sum of the data in index register IY and a displacement d .

Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while bit 7 moves to both bit 0 and the CF. See Figure 2 below.




Figure 2: The bit logic of the RLC instruction.

Example

If the HL contains 0x4545, the byte in the memory location 0x4545 is 0110 1010, and the CF is set, then after the execution of the operation:

RLC (HL)

the byte in memory location 0x4545 will contain 1101 0100 and the CF will be reset.

RLC *r*

Opcode	Instruction	Clocks	Operation
—	RLC <i>r</i>	4 (2,2)	$r = \{r[6,0], r[7]\}; CF = r[7]$
CB 07	RLC A	4 (2,2)	$A = \{A[6,0], A[7]\}; CF = A[7]$
CB 00	RLC B	4 (2,2)	$B = \{B[6,0], B[7]\}; CF = B[7]$
CB 01	RLC C	4 (2,2)	$C = \{C[6,0], C[7]\}; CF = C[7]$
CB 02	RLC D	4 (2,2)	$D = \{D[6,0], D[7]\}; CF = D[7]$
CB 03	RLC E	4 (2,2)	$E = \{E[6,0], E[7]\}; CF = E[7]$
CB 04	RLC H	4 (2,2)	$H = \{H[6,0], H[7]\}; CF = H[7]$
CB 05	RLC L	4 (2,2)	$L = \{L[6,0], L[7]\}; CF = L[7]$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Rotates to the left the data in the register *r* (any of the register A, B, C, D, E, H, or L). Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while bit 7 moves to both bit 0 and the CF. See Figure 2 on page 85.

RLCA

Opcode	Instruction	Clocks	Operation
07	RLCA	2	$A = \{A[6,0], A[7]\}; CF = A[7]$

Flags						
S	Z			L/V		C
–	–			–		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Rotates to the left the data in the Accumulator. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while bit 7 moves to both bit 0 and the CF. See Figure 2 on page 85.

RR (HL)
 RR (IX+d)
 RR (IY+d)

Opcode	Instruction	Clocks	Operation
CB 1E	RR (HL)	10 (2,2,1,2,3)	$\{(HL), CF\} = \{CF, (HL)\}$
DD CB d 1E	RR (IX+d)	13 (2,2,2,2,2,3)	$\{(IX+d), CF\} = \{CF, (IX+d)\}$
FD CB d 1E	RR (IY+d)	13 (2,2,2,2,2,3)	$\{(IY+d), CF\} = \{CF, (IY+d)\}$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•		

I/O	
S	D
•	•

Description

Rotates to the right with the Carry Flag, CF, the data whose address is:

- the data in word register HL, or
- the sum of the data in index register IX and a displacement d , or
- the sum of the data in index register IY and a displacement d .

Bit 0 moves to the CF, bits 1 through 7 move to the next lowest-order bit position, and the CF moves to bit 7. See Figure 3 below.




Figure 3: The bit logic for the RR instruction.

RR DE
RR HL

Opcode	Instruction	Clocks	Operation
FB	RR DE	2	$\{DE, CF\} = \{CF, DE\}$
FC	RR HL	2	$\{HL, CF\} = \{CF, HL\}$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Rotates to the right with the Carry Flag, CF, the data in word register DE or HL. Bit 0 moves to the CF, bits 1 through 15 move to the next lowest-order bit position, and the CF moves to bit 15. See Figure 3 on page 87. These instructions were implemented for the Rabbit and are not available for the Z180.

RR IX
RR IY

Opcode	Instruction	Clocks	Operation
DD FC	RR IX	4 (2, 2)	$\{IX, CF\} = \{CF, IX\}$
FD FC	RR IY	4 (2, 2)	$\{IY, CF\} = \{CF, IY\}$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•		

I/O	
S	D

Description

Rotates to the right with the Carry Flag, CF, the data in index register IX or IY. Bit 0 moves to the CF, bits 1 through 15 move to the next lowest-order bit position, and the CF moves to bit 15. See Figure 3 on page 87. These instructions were implemented for the Rabbit and are not available for the Z180.

RR *r*

Opcode	Instruction	Clocks	Operation
—	RR <i>r</i>	4 (2,2)	$\{r, CF\} = \{CF, r\}$
CB 1F	RR A	4 (2,2)	$\{A, CF\} = \{CF, A\}$
CB 18	RR B	4 (2,2)	$\{B, CF\} = \{CF, B\}$
CB 19	RR C	4 (2,2)	$\{C, CF\} = \{CF, C\}$
CB 1A	RR D	4 (2,2)	$\{D, CF\} = \{CF, D\}$
CB 1B	RR E	4 (2,2)	$\{E, CF\} = \{CF, E\}$
CB 1C	RR H	4 (2,2)	$\{H, CF\} = \{CF, H\}$
CB 1D	RR L	4 (2,2)	$\{L, CF\} = \{CF, L\}$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Rotates to the right with the Carry Flag, CF, the data in register *r* (any of the registers A, B, C, D, E, H, or L). Bit 0 moves to the CF, bits 1 through 7 move to the next lowest-order bit position, and the CF moves to bit 7. See Figure 3 on page 87.

RRA

Opcode	Instruction	Clocks	Operation
1F	RRA	2	$\{A, CF\} = \{CF, A\}$

Flags						
S	Z			L/V		C
–	–			–		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Rotates to the right with the Carry Flag, CF, the data in the Accumulator. Bit 0 moves to the CF, bits 1 through 7 move to the next lowest-order bit position, and the CF moves to bit 7. See Figure 3 on page 87.

RRC (HL)
RRC (IX+d)
RRC (IY+d)

Opcode	Instruction	Clocks	Operation
CB 0E	RRC (HL)	10 (2,2,1,2,3)	$(HL) = \{(HL)[0], (HL)[7,1]\};$ $CF = (HL)[0]$
DD CB d 0E	RRC (IX+d)	13 (2,2,2,2,2,3)	$(IX + d) = \{(IX + d)[0],$ $(IX + d)[7,1]\};$ $CF = (IX + d)[0]$
FD CB d 0E	RRC (IY+d)	13 (2,2,2,2,2,3)	$(IY + d) = \{(IY + d)[0],$ $(IY + d)[7,1]\};$ $CF = (IY + d)[0]$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•		

I/O	
S	D
•	•

Description

Rotates to the right the data whose address is:

- the data in word register HL, or
- the sum of the data in index register IX and a displacement d , or
- the sum of the data in index register IY and a displacement d .

Each bit in the register moves to the next lowest-order bit position (bit 7 moves to bit 6, etc.) while bit 0 moves to both bit 7 and the CF. See Figure 4 below.




Figure 4: The bit logic of the RRC instruction.

RRC *r*

Opcode	Instruction	Clocks	Operation
—	RRC <i>r</i>	4 (2,2)	$r = \{r[0], r[7,1]\}; CF = r[0]$
CB 0F	RRC A	4 (2,2)	$A = \{A[0], A[7,1]\}; CF = A[0]$
CB 08	RRC B	4 (2,2)	$B = \{B[0], B[7,1]\}; CF = B[0]$
CB 09	RRC C	4 (2,2)	$C = \{C[0], C[7,1]\}; CF = C[0]$
CB 0A	RRC D	4 (2,2)	$D = \{D[0], D[7,1]\}; CF = D[0]$
CB 0B	RRC E	4 (2,2)	$E = \{E[0], E[7,1]\}; CF = E[0]$
CB 0C	RRC H	4 (2,2)	$H = \{H[0], H[7,1]\}; CF = H[0]$
CB 0D	RRC L	4 (2,2)	$L = \{L[0], L[7,1]\}; CF = L[0]$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Rotates to the right the data in the register *r* (any of the registers A, B, C, D, E, H, or L). Each bit in the register moves to the next lowest-order bit position (bit 7 moves to bit 6, etc.) while bit 0 moves to both bit 7 and the CF. See Figure 4 on page 90.

RRCA

Opcode	Instruction	Clocks	Operation
0F	RRCA	2	$A = \{A[0], A[7,1]\}; CF = A[0]$

Flags						
S	Z			L/V		C
–	–			–		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Rotates to the right the data in the Accumulator. Each bit in the register moves to the next lowest-order bit position (bit 7 moves to bit 6, etc.) while bit 0 moves to both bit 7 and the CF. See Figure 4 on page 90.

RST \mathbf{v}

Opcode	Instruction	Clocks	Operation
—	RST \mathbf{v}	8 (2,2,2,2)	$(SP - 1) = PC_{(high)}; (SP - 2) = PC_{(low)};$ $SP = SP - 2; PC = \text{Restart Address}$
D7	RST 10	8 (2,2,2,2)	{ IIR, 0x20 }
DF	RST 18	8 (2,2,2,2)	{ IIR, 0x30 }
E7	RST 20	8 (2,2,2,2)	{ IIR, 0x40 }
EF	RST 28	8 (2,2,2,2)	{ IIR, 0x50 }
FF	RST 38	8 (2,2,2,2)	{ IIR, 0x70 }

Flags						
S	Z			L/V		C
—	—			—		—

ALTD		
F	R	SP

I/O	
S	D

Description

Pushes the current Program Counter, PC, onto the stack and then resets the PC to the interrupt vector address represented by **IIR:v**, where **IIR** is the address of the interrupt table and **v** is the offset into the table. The address of the vector table can be read and set by the instructions LD A,IIR and LD IIR,A respectively, where A is the upper nibble of the 16 bit vector table address. The vector table is always on a 100h boundary.

The push is accomplished by first loading the high-order byte of the PC into the memory location with the address 1 less than the number in the Stack Pointer, SP. Then the low-order byte of the PC is loaded into the memory location with the address two less than the number in the SP. The value in the SP is then decremented twice.

The PC is reset by loading it with the address to reset to **v** (any of the addresses 0020, 0030, 0040, 0050, or 0070).

SBC A, (HL)
SBC (IX+d)
SBC (IY+d)

Opcode	Instruction	Clocks	Operation
9E	SBC A, (HL)	5 (2,1,2)	$A = A - (HL) - CF$
DD 9E <i>d</i>	SBC (IX+d)	9 (2,2,2,1,2)	$A = A - (IX + d) - CF$
FD 9E <i>d</i>	SBC (IY+d)	9 (2,2,2,1,2)	$A = A - (IY + d) - CF$

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D
•	

Description

Subtracts the Carry Flag, CF, and the data whose address is:

- the data in word register HL, or
- the sum of the data in index register IX and a displacement *d*, or
- the sum of the data in index register IY and a displacement *d*

from the data in the Accumulator. The result is stored in the Accumulator.

These operations output an inverted carry:

- The Carry Flag is set if the Accumulator is less than the data being subtracted from it.
- The Carry Flag is cleared if the Accumulator is greater than the data being subtracted from it.

SBC A, n SBC A, r

Opcode	Instruction	Clocks	Operation
DE n	SBC A, n	4 (2, 2)	$A = A - n - CF$
—	SBC A, r	2	$A = A - r - CF$
9F	SBC A, A	2	$A = A - A - CF$
98	SBC A, B	2	$A = A - B - CF$
99	SBC A, C	2	$A = A - C - CF$
9A	SBC A, D	2	$A = A - D - CF$
9B	SBC A, E	2	$A = A - E - CF$
9C	SBC A, H	2	$A = A - H - CF$
9D	SBC A, L	2	$A = A - L - CF$

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

- **SBC A, n :** Subtracts the Carry Flag, CF, and the 8-bit constant n from the data in the Accumulator.
- **SBC A, r :** Subtracts the Carry Flag, CF, and the data in the register r (any of the registers A, B, C, D, E, H, or L) from the data in the Accumulator.

The difference is stored in the Accumulator.

These operations output an inverted carry:

- The Carry Flag is set if the Accumulator is less than the data being subtracted from it.
- The Carry Flag is cleared if the Accumulator is greater than the data being subtracted from it.

SBC HL,ss

Opcode	Instruction	Clocks	Operation
—	SBC HL,ss	4 (2,2)	HL = HL - ss - CF
ED 42	SBC HL,BC	4 (2,2)	HL = HL - BC - CF
ED 52	SBC HL,DE	4 (2,2)	HL = HL - DE - CF
ED 62	SBC HL,HL	4 (2,2)	HL = HL - HL - CF
ED 72	SBC HL,SP	4 (2,2)	HL = HL - SP - CF

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Subtracts the Carry Flag, CF, and the data in word register *ss* (any of the word registers BC, DE, HL, or SP) from the data in word register HL. The difference is stored in HL.

These operations output an inverted carry:

- The Carry Flag is set if the Accumulator is less than the data being subtracted from it.
- The Carry Flag is cleared if the Accumulator is greater than the data being subtracted from it.

SCF

Opcode	Instruction	Clocks	Operation
37	SCF	2	CF = 1

Flags						
S	Z			L/V		C
–	–			–		1

ALTD		
F	R	SP
•		

I/O	
S	D

Description

Sets the Carry Flag, CF.

SET b , (HL)
SET b , (IX+ d)
SET b , (IY+ d)

Opcode	Instruction	Clocks	Operation
	SET b , (HL)	10*	(HL) = (HL) bit
CB C6	SET bit 0, (HL)	10*	(HL) = (HL) bit 0
CB CE	SET bit 1, (HL)	10*	(HL) = (HL) bit 1
CB D6	SET bit 2, (HL)	10*	(HL) = (HL) bit 2
CB DE	SET bit 3, (HL)	10*	(HL) = (HL) bit 3
CB E6	SET bit 4, (HL)	10*	(HL) = (HL) bit 4
CB EE	SET bit 5, (HL)	10*	(HL) = (HL) bit 5
CB F6	SET bit 6, (HL)	10*	(HL) = (HL) bit 6
CB FE	SET bit 7, (HL)	10*	(HL) = (HL) bit 7
	SET b , (IX+ d)	13**	(IX + d) = (IX + d) bit
DD CB d C6	SET bit 0, (IX+ d)	13**	(IX + d) = (IX + d) bit 0
DD CB d CE	SET bit 1, (IX+ d)	13**	(IX + d) = (IX + d) bit 1
DD CB d D6	SET bit 2, (IX+ d)	13**	(IX + d) = (IX + d) bit 2
DD CB d DE	SET bit 3, (IX+ d)	13**	(IX + d) = (IX + d) bit 3
DD CB d E6	SET bit 4, (IX+ d)	13**	(IX + d) = (IX + d) bit 4
DD CB d EE	SET bit 5, (IX+ d)	13**	(IX + d) = (IX + d) bit 5
DD CB d F6	SET bit 6, (IX+ d)	13**	(IX + d) = (IX + d) bit 6
DD CB d FE	SET bit 7, (IX+ d)	13**	(IX + d) = (IX + d) bit 7
	SET b , (IY+ d)	13**	(IY + d) = (IY + d) bit
DD CB d C6	SET bit 0, (IY+ d)	13**	(IY + d) = (IY + d) bit 0
DD CB d CE	SET bit 1, (IY+ d)	13**	(IY + d) = (IY + d) bit 1
DD CB d D6	SET bit 2, (IY+ d)	13**	(IY + d) = (IY + d) bit 2
DD CB d DE	SET bit 3, (IY+ d)	13**	(IY + d) = (IY + d) bit 3
DD CB d E6	SET bit 4, (IY+ d)	13**	(IY + d) = (IY + d) bit 4
DD CB d EE	SET bit 5, (IY+ d)	13**	(IY + d) = (IY + d) bit 5
DD CB d F6	SET bit 6, (IY+ d)	13**	(IY + d) = (IY + d) bit 6
DD CB d FE	SET bit 7, (IY+ d)	13**	(IY + d) = (IY + d) bit 7
Clocking: *10 (2,2,1,2,3) **13 (2,2,2,2,2,3)			

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP

I/O	
S	D
•	•

Description

Sets bit b (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the byte whose address is

- the data in word register HL, or
- the sum of the data in index register IX and a displacement d , or
- the sum of the data in index register IY and a displacement d .

SET b, r

Opcode								Instruction	Clocks	Operation
								SET b, r	4 (2,2)	$r = r \mid \text{bit}$
b, r	A	B	C	D	E	H	L			
CB (0)	C7	C0	C1	C2	C3	C4	C5			
CB (1)	CF	C8	C9	CA	CB	CC	CD			
CB (2)	D7	D0	D1	D2	D3	D4	D5			
CB (3)	DF	D8	D9	DA	DB	DC	DD			
CB (4)	E7	E0	E1	E2	E3	E4	E5			
CB (5)	EF	E8	E9	EA	EB	EC	ED			
CB (6)	F7	F0	F1	F2	F3	F4	F5			
CB (7)	FF	F8	F9	FA	FB	FC	FD			

Flags						
S	Z			L/V		C
-	-			-		-

ALTD		
F	R	SP
	•	

I/O	
S	D

Description

Sets bit b (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the data in register r (any of the registers A, B, C, D, E, H, or L).

SLA (HL)
SLA (IX+d)
SLA (IY+d)

Opcode	Instruction	Clocks	Operation
CB 26	SLA (HL)	10*	(HL) = {(HL)[6,0],0}; CF = (HL)[7]
DD CB d 26	SLA (IX+d)	13**	(IX + d) = {(IX + d)[6,0],0}; CF = (IX + d)[7]
FD CB d 26	SLA (IY+d)	13**	(IY + d) = {(IY + d)[6,0],0}; CF = (IY + d)[7]
Clocking: *10 (2,2,1,2,3) **13 (2,2,2,2,2,3)			

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•		

I/O	
S	D
•	•

Description

Arithmetically shifts to the left the bits of the data whose address is

- the data in word register HL, or
- the sum of the data in index register IX and a displacement d , or
- the sum of the data in index register IY and a displacement d .

Bits 0 through 6 are each shifted to the next highest-order bit position (bit 0 moves to bit 1, etc.). Bit 7 is shifted to the Carry Flag, CF. Bit 0 is reset. See Figure 5 below.




Figure 5: The bit logic of the SLA instruction.

SLA *r*

Opcode	Instruction	Clocks	Operation
—	SLA <i>r</i>	4 (2,2)	$r = \{r[6,0],0\}; CF = r[7]$
CB 27	SLA A	4 (2,2)	$A = \{A[6,0],0\}; CF = A[7]$
CB 20	SLA B	4 (2,2)	$B = \{B[6,0],0\}; CF = B[7]$
CB 21	SLA C	4 (2,2)	$C = \{C[6,0],0\}; CF = C[7]$
CB 22	SLA D	4 (2,2)	$D = \{D[6,0],0\}; CF = D[7]$
CB 23	SLA E	4 (2,2)	$E = \{E[6,0],0\}; CF = E[7]$
CB 24	SLA H	4 (2,2)	$H = \{H[6,0],0\}; CF = H[7]$
CB 25	SLA L	4 (2,2)	$L = \{L[6,0],0\}; CF = L[7]$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Arithmetically shifts to the left the bits of the data in register *r* (any of A, B, C, D, E, H, or L). Bits 0 through 6 are each shifted to the next highest-order bit position (bit 0 moves to bit 1, etc.). Bit 7 is shifted to the Carry Flag, CF. Bit 0 is reset. See Figure 5 on page 98.

SRA (HL)
SRA (IX+d)
SRA (IY+d)

Opcode	Instruction	Clocks	Operation
CB 2E	SRA (HL)	10*	$(HL) = \{(HL)[7], (HL)[7,1]\};$ $CF = (HL)[0]$
DD CB d 2E	SRA (IX+d)	13**	$(IX + d) = \{(IX + d)[7], (IX + d)[7,1]\};$ $CF = (IX + d)[0]$
FD CB d 2E	SRA (IY+d)	13**	$(IY + d) = \{(IY + d)[7], (IY + d)[7,1]\};$ $CF = (IY + d)[0]$
Clocking: *10 (2,2,1,2,3) **13 (2,2,2,2,2,3)			

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•		

I/O	
S	D
•	•

Description

Arithmetically shifts to the right the bits in the data whose address is

- the data in word register HL, or
- the sum of the data in index register IX and a displacement d , or
- the sum of the data in index register IY and a displacement d .

Bits 7 through 1 are shifted to the next lowest-order bit position (bit 7 is shifted to bit 6, etc.). Bit 7 is also copied to itself. Bit 0 is shifted to the Carry Flag, CF. See Figure 6 below.




Figure 6: The bit logic of the SRA instruction.

SRA r

Opcode	Instruction	Clocks	Operation
—	SRA r	4 (2,2)	$r = \{r[7], r[7,1]\}; CF = r[0]$
CB 2F	SRA A	4 (2,2)	$A = \{A[7], A[7,1]\}; CF = A[0]$
CB 28	SRA B	4 (2,2)	$B = \{B[7], B[7,1]\}; CF = B[0]$
CB 29	SRA C	4 (2,2)	$C = \{C[7], C[7,1]\}; CF = C[0]$
CB 2A	SRA D	4 (2,2)	$D = \{D[7], D[7,1]\}; CF = D[0]$
CB 2B	SRA E	4 (2,2)	$E = \{E[7], E[7,1]\}; CF = E[0]$
CB 2C	SRA H	4 (2,2)	$H = \{H[7], H[7,1]\}; CF = H[0]$
CB 2D	SRA L	4 (2,2)	$L = \{L[7], L[7,1]\}; CF = L[0]$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Arithmetically shifts to the right the bits in the register r (any of the registers A, B, C, D, E, H, or L). Bits 7 through 1 are shifted to the next lowest-order bit position (bit 7 is shifted to bit 6, etc.). Bit 7 is also copied to itself. Bit 0 is shifted to the Carry Flag, CF. See Figure 6 on page 100.

SRL (HL)
SRL (IX+d)
SRL (IY+d)

Opcode	Instruction	Clocks	Operation
CB 3E	SRL (HL)	10*	$(HL) = \{0, (HL)[7,1]\}; CF = (HL)[0]$
DD CB d 3E	SRL (IX+d)	13**	$(IX + d) = \{0, (IX + d)[7,1]\};$ $CF = (IX + d)[0]$
FD CB d 3E	SRL (IY+d)	13**	$(IY + d) = \{0, (IY + d)[7,1]\};$ $CF = (IY + d)[0]$
Clocking: *10 (2,2,1,2,3) **13 (2,2,2,2,2,3)			

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•		

I/O	
S	D
•	•

Description

Logically shifts to the right the bits of the data whose address is

- the data in word register HL, or
- the sum of the data in index register IX and a displacement d , or
- the sum of the data in index register IY and a displacement d .

Each bit is shifted to the next lowest-order bit position (Bit 7 shifts to bit 6, etc.) Bit 0 shift to the Carry Flag, CF. Bit 7 is reset. See Figure 7 below.




Figure 7: The bit logic of the SRL instruction.

SRL *r*

Opcode	Instruction	Clocks	Operation
—	SRL <i>r</i>	4 (2,2)	$r = \{0, r[7,1]\}; CF = r[0]$
CB 3F	SRL A	4 (2,2)	$A = \{0, A[7,1]\}; CF = A[0]$
CB 38	SRL B	4 (2,2)	$B = \{0, B[7,1]\}; CF = B[0]$
CB 39	SRL C	4 (2,2)	$C = \{0, C[7,1]\}; CF = C[0]$
CB 3A	SRL D	4 (2,2)	$D = \{0, D[7,1]\}; CF = D[0]$
CB 3B	SRL E	4 (2,2)	$E = \{0, E[7,1]\}; CF = E[0]$
CB 3C	SRL H	4 (2,2)	$H = \{0, H[7,1]\}; CF = H[0]$
CB 3D	SRL L	4 (2,2)	$L = \{0, L[7,1]\}; CF = L[0]$

Flags						
S	Z			L/V		C
•	•			L		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Logically shifts to the right the bits in the register *r* (any of the registers A, B, C, D, E, H, or L). Each bit is shifted to the next lowest-order bit position (Bit 7 shifts to bit 6, etc.) Bit 0 shift to the Carry Flag, CF. Bit 7 is reset. See Figure 7 on page 102.

SUB (HL)
SUB (IX+d)
SUB (IY+d)

Opcode	Instruction	Clocks	Operation
96	SUB (HL)	5 (2,1,2)	$A = A - (HL)$
DD 96 <i>d</i>	SUB (IX+d)	9 (2,2,2,1,2)	$A = A - (IX + d)$
FD 96 <i>d</i>	SUB (IY+d)	9 (2,2,2,1,2)	$A = A - (IY + d)$

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D
•	

Description

Subtracts from the data in the Accumulator the data whose address is

- the data in word register HL, or
- the sum of the data in index register IX and a displacement *d*, or
- the sum of the data in index register IY and a displacement *d*.

The result is stored in the Accumulator.

SUB *n*

Opcode	Instruction	Clocks	Operation
D6 <i>n</i>	SUB <i>n</i>	4 (2,2)	$A = A - n$

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Subtracts from the data in the Accumulator the 8-bit constant *n*. The result is stored in the Accumulator.

SUB *r*

Opcode	Instruction	Clocks	Operation
—	SUB <i>r</i>	2	$A = A - r$
97	SUB A	2	$A = A - A$
90	SUB B	2	$A = A - B$
91	SUB C	2	$A = A - C$
92	SUB D	2	$A = A - D$
93	SUB E	2	$A = A - E$
94	SUB H	2	$A = A - H$
95	SUB L	2	$A = A - L$

Flags						
S	Z			L/V		C
•	•			V		•

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Subtracts from the data in the Accumulator the data in the register *r* (any of the registers A, B, C, D, E, H, or L). The result is stored in the Accumulator.

XOR (HL)
XOR (IX+d)
XOR (IY+d)

Opcode	Instruction	Clocks	Operation
AE	XOR (HL)	5 (2,1,2)	$A = [A \& \sim(HL)] \mid [\sim A \& (HL)]$
DD AE d	XOR (IX+d)	9 (2,2,2,1,2)	$A = [A \& \sim(IX + d)] \mid [\sim A \& (IX + d)]$
FD AE d	XOR (IY+d)	9 (2,2,2,1,2)	$A = [A \& \sim(IY + d)] \mid [\sim A \& (IY + d)]$

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•	•	

I/O	
S	D
•	

Description

Performs an exclusive OR operation between the data in the Accumulator and the data whose address is:

- the data in word register HL, or
- the sum of the data in index register IX and a displacement d , or
- the sum of the data in index register IY and a displacement d .

The corresponding bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set if and only if one of the two compared bits is set. The result is stored in the Accumulator.

Example

If the HL contains 0x4000 and the memory location 0x4000 contains the byte 1001 0101 and the Accumulator contains the byte 0101 0011 then the execution of the instruction

XOR (HL)

would result in the byte in the Accumulator becoming 1100 0110.

XOR *n*

Opcode	Instruction	Clocks	Operation
EE <i>n</i>	XOR <i>n</i>	4 (2, 2)	$A = [A \& \sim n] \mid [\sim A \& n]$

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Performs an exclusive OR operation between the byte in the Accumulator and the 8-bit constant *n*. The corresponding bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set if and only if one of the two compared bits is set. The result is stored in the Accumulator.

XOR *r*

Opcode	Instruction	Clocks	Operation
—	XOR <i>r</i>	2	$A = [A \& \sim r] \mid [\sim A \& r]$
AF	XOR A	2	$A = [A \& \sim A] \mid [\sim A \& A]$
A8	XOR B	2	$A = [A \& \sim B] \mid [\sim A \& B]$
A9	XOR C	2	$A = [A \& \sim C] \mid [\sim A \& C]$
AA	XOR D	2	$A = [A \& \sim D] \mid [\sim A \& D]$
AB	XOR E	2	$A = [A \& \sim E] \mid [\sim A \& E]$
AC	XOR H	2	$A = [A \& \sim H] \mid [\sim A \& H]$
AD	XOR L	2	$A = [A \& \sim L] \mid [\sim A \& L]$

Flags						
S	Z			L/V		C
•	•			L		0

ALTD		
F	R	SP
•	•	

I/O	
S	D

Description

Performs an exclusive OR operation between the byte in the Accumulator and the register *r* (any of the registers A, B, C, D, E, H, or L). The corresponding bits of each byte are compared (i.e., the bit 1 of both bytes are compared, the bit 2 of both bytes are compared, etc.) and the associated bit in the result byte is set if and only if one of the two compared bits is set. The result is stored in the Accumulator.

6. Quick Reference Table

Key

- **Instruction:** The mnemonic syntax of the instruction.
- **Opcode:** The binary bytes that represent the instruction.
- **Clock cycles:** The number of clock cycles that the instruction takes to complete. The numbers in parenthesis are a breakdown of the total clocks. For more information, please see Table 1: "Clocks Breakdown" on page 7.
- **A:** How the ALTD prefix affects the instruction. For more information, please see Table 2: "ALTD ("A" Column) Symbol Key" on page 8.
- **I:** How the IOI or IOE prefixes affect the instruction. For more information, please see Table 3: "IOI and IOE ("I" Column) Symbol Key" on page 8. A "b" in this column indicates that the prefix applies to both source and destination.
- **S; Z; LV; C:** These columns denote how the instruction affects the flags. For more information, please see Table 4: "Flag Register Key" on page 8.
- **Operation:** A symbolic representation of the operation performed.
- **N/M/P:** An "N" in this column indicates that the instruction has been added to the Z180 instruction set by the Rabbit 2000/3000. An "M" indicates that this instruction is from the Z180, but has been modified. A "P" indicates a privileged instruction.

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Clock cycles	A	I	S	Z	LV	C	Operation	N/M/P
ADC A,(HL)	10001110				5 (2,1,2)	fr	s	*	*	V	*	A = A + (HL) + CF	
ADC A,(IX+d)	11011101	10001110	----d---		9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A + (IX+d) + CF	
ADC A,(IY+d)	11111101	10001110	----d---		9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A + (IY+d) + CF	
ADC A,n	11001110	----n---			4 (2,2)	fr		*	*	V	*	A = A + n + CF	
ADC A,r	10001-r-				2	fr		*	*	V	*	A = A + r + CF	
ADC HL,ss	11101101	01ss1010			4 (2,2)	fr		*	*	V	*	HL = HL + ss + CF	
ADD A,(HL)	10000110				5 (2,1,2)	fr	s	*	*	V	*	A = A + (HL)	
ADD A,(IX+d)	11011101	10000110	----d---		9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A + (IX+d)	
ADD A,(IY+d)	11111101	10000110	----d---		9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A + (IY+d)	
ADD A,n	11000110	----n---			4 (2,2)	fr		*	*	V	*	A = A + n	
ADD A,r	10000-r-				2	fr		*	*	V	*	A = A + r	
ADD HL,ss	00ss1001				2	fr		-	-	-	*	HL = HL + ss	
ADD IX,xx	11011101	00xx1001			4 (2,2)	f		-	-	-	*	IX = IX + xx	
ADD IY,yy	11111101	00yy1001			4 (2,2)	f		-	-	-	*	IY = IY + yy	
ADD SP,d	00100111	----d---			4 (2,2)	f		-	-	-	*	SP = SP + d	N
ALTD	01110110				2			-	-	-	-	alternate register destination for next instruction	N
AND (HL)	10100110				5 (2,1,2)	fr	s	*	*	L	0	A = A & (HL)	
AND (IX+d)	11011101	10100110	----d---		9 (2,2,2,1,2)	fr	s	*	*	L	0	A = A & (IX+d)	
AND (IY+d)	11111101	10100110	----d---		9 (2,2,2,1,2)	fr	s	*	*	L	0	A = A & (IY+d)	
AND HL,DE	11011100				2	fr		*	*	L	0	HL = HL & DE	N

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Clock cycles	A	I	S	Z	LV	C	Operation	N/M/P
AND IX,DE	11011101	11011100			4 (2,2)	f		*	*	L	0	IX = IX & DE	N
AND IY,DE	11111101	11011100			4 (2,2)	f		*	*	L	0	IY = IY & DE	N
AND n	11100110	----n---			4 (2,2)	fr		*	*	L	0	A = A & n	
AND r	10100-r-				2	fr		*	*	L	0	A = A & r	
BIT b,(HL)	11001011	01-b-110			7 (2,2,1,2)	f	s	-	*	-	-	(HL) & bit	P
BIT b,(IX+d)	11011101	11001011	----d---	01-b-110	10 (2,2,2,2,2)	f	s	-	*	-	-	(IX+d) & bit	
BIT b,(IY+d)	11111101	11001011	----d---	01-b-110	10 (2,2,2,2,2)	f	s	-	*	-	-	(IY+d) & bit	
BIT b,r	11001011	01-b--r-			4 (2,2)	f		-	*	-	-	r & bit	
BOOL HL	11001100				2	fr		*	*	0	0	if (HL != 0) HL = 1	N
BOOL IX	11011101	11001100			4 (2,2)	f		*	*	0	0	if (IX != 0) IX = 1	N
BOOL IY	11111101	11001100			4 (2,2)	f		*	*	0	0	if (IY != 0) IY = 1	N
CALL mn	11001101	----n---	----m---		12 (2,2,2,3,3)			-	-	-	-	(SP-1) = PCH; (SP-2) = PCL; PC = mn; SP = SP-2	
CCF	00111111				2	f		-	-	-	*	CF = ~CF	
CP (HL)	10111110				5 (2,1,2)	f	s	*	*	V	*	A - (HL)	
CP (IX+d)	11011101	10111110	----d---		9 (2,2,2,1,2)	f	s	*	*	V	*	A - (IX+d)	
CP (IY+d)	11111101	10111110	----d---		9 (2,2,2,1,2)	f	s	*	*	V	*	A - (IY+d)	
CP n	11111110	----n---			4 (2,2)	f		*	*	V	*	A - n	
CP r	10111-r-				2	f		*	*	V	*	A - r	
CPL	00101111				2	r		-	-	-	-	A = ~A	
DEC (HL)	00110101				8 (2,1,2,3)	f	b	*	*	V	-	(HL) = (HL) - 1	
DEC (IX+d)	11011101	00110101	----d---		12 (2,2,2,1,2,3)	f	b	*	*	V	-	(IX+d) = (IX+d) - 1	
DEC (IY+d)	11111101	00110101	----d---		12 (2,2,2,1,2,3)	f	b	*	*	V	-	(IY+d) = (IY+d) - 1	
DEC IX	11011101	00101011			4 (2,2)			-	-	-	-	IX = IX - 1	
DEC IY	11111101	00101011			4 (2,2)			-	-	-	-	IY = IY - 1	
DEC r	00-r-101				2	fr		*	*	V	-	r = r - 1	
DEC ss	00ss1011				2	r		-	-	-	-	ss = ss - 1	
DJNZ e	00010000	-(e-2)-			5 (2,2,1)	r		-	-	-	-	B = B-1; if {B != 0} PC = PC + e	
EX (SP),HL	11101101	01010100			15 (2,2,1,2,2,3,3)	r		-	-	-	-	H <-> (SP+1); L <-> (SP)	M
EX (SP),IX	11011101	11100011			15 (2,2,1,2,2,3,3)			-	-	-	-	IXH <-> (SP+1); IXL <-> (SP)	
EX (SP),IY	11111101	11100011			15 (2,2,1,2,2,3,3)			-	-	-	-	IYH <-> (SP+1); IYL <-> (SP)	
EX AF,AF'	00001000				2			-	-	-	-	AF <-> AF'	
EX DE,HL	11101011				2	s		-	-	-	-	if (IALTD) then DE <-> HL else DE <-> HL'	N
EX DE',HL	11100011				2	s		-	-	-	-	if (IALTD) then DE' <-> HL else DE' <-> HL'	
EXX	11011001				2			-	-	-	-	BC <-> BC'; DE <-> DE'; HL <-> HL'	
INC (HL)	00110100				8 (2,1,2,3)	f	b	*	*	V	-	(HL) = (HL) + 1	
INC (IX+d)	11011101	00110100	----d---		12 (2,2,2,1,2,3)	f	b	*	*	V	-	(IX+d) = (IX+d) + 1	
INC (IY+d)	11111101	00110100	----d---		12 (2,2,2,1,2,3)	f	b	*	*	V	-	(IY+d) = (IY+d) + 1	
INC IX	11011101	00100011			4 (2,2)			-	-	-	-	IX = IX + 1	
INC IY	11111101	00100011			4 (2,2)			-	-	-	-	IY = IY + 1	
INC r	00-r-100				2	fr		*	*	V	-	r = r + 1	
INC ss	00ss0011				2	r		-	-	-	-	ss = ss + 1	
IOE	11011011				2			-	-	-	-	I/O external prefix	N
IOI	11010011				2			-	-	-	-	I/O internal prefix	N
IPSET 0	11101101	01000110			4 (2,2)			-	-	-	-	IP = {IP[5:0], 00}	NP
IPSET 1	11101101	01010110			4 (2,2)			-	-	-	-	IP = {IP[5:0], 01}	NP
IPSET 2	11101101	01001110			4 (2,2)			-	-	-	-	IP = {IP[5:0], 10}	NP

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Clock cycles	A	I	S	Z	LV	C	Operation	N/M/P
IPSET 3	11101101	01011110			4 (2,2)			-	-	-	-	IP = {IP[5:0], 11}	NP
IPRES	11101101	01011101			4 (2,2)			-	-	-	-	IP = {IP[1:0], IP[7:2]}	NP
JP (HL)	11101001				4 (2,2)			-	-	-	-	PC = HL	
JP (IX)	11011101	11101001			6 (2,2,2)			-	-	-	-	PC = IX	
JP (IY)	11111101	11101001			6 (2,2,2)			-	-	-	-	PC = IY	
JP f,mn	11-f-010	----n---	----m---		7 (2,2,2,1)			-	-	-	-	if {f} PC = mn	
JP mn	11000011	----n---	----m---		7 (2,2,2,1)			-	-	-	-	PC = mn	
JR cc,e	001cc000	--(e-2)-			5 (2,2,1)			-	-	-	-	if {cc} PC = PC + e	
JR e	00011000	--(e-2)-			5 (2,2,1)			-	-	-	-	PC = PC + e	
LCALL x,mn	11001111	----n---	----m---	---x----	19 (2,2,2,2,1,3,3,3,1)			-	-	-	-	(SP-1) = PCL; (SP-2) = PCH; (SP-3) = XPC; XPC = x; PC = mn; SP = SP-3	N
LD (BC),A	00000010				7 (2,2,3)		d	-	-	-	-	(BC) = A	
LD (DE),A	00010010				7 (2,2,3)		d	-	-	-	-	(DE) = A	
LD (HL),n	00110110	----n---			7 (2,2,3)		d	-	-	-	-	(HL) = n	
LD (HL),r	01110-r-				6 (2,1,3)		d	-	-	-	-	(HL) = r	
LD (HL+d),HL	11011101	11110100	----d---		13 (2,2,2,1,3,3)		d	-	-	-	-	(HL+d) = L; (HL+d+1) = H	N
LD (IX+d),HL	11110100	----d---			11 (2,2,1,3,3)		d	-	-	-	-	(IX+d) = L; (IX+d+1) = H	N
LD (IX+d),n	11011101	00110110	----d---	----n---	11 (2,2,2,2,3)		d	-	-	-	-	(IX+d) = n	
LD (IX+d),r	11011101	01110-r-	----d---		10 (2,2,2,1,3)		d	-	-	-	-	(IX+d) = r	
LD (IY+d),HL	11111101	11110100	----d---		13 (2,2,2,1,3,3)		d	-	-	-	-	(IY+d) = L; (IY+d+1) = H	N
LD (IY+d),n	11111101	00110110	----d---	----n---	11 (2,2,2,2,3)		d	-	-	-	-	(IY+d) = n	
LD (IY+d),r	11111101	01110-r-	----d---		10 (2,2,2,1,3)		d	-	-	-	-	(IY+d) = r	
LD (mn),A	00110010	----n---	----m---		10 (2,2,2,1,3)		d	-	-	-	-	(mn) = A	
LD (mn),HL	00100010	----n---	----m---		13 (2,2,2,1,3,3)		d	-	-	-	-	(mn) = L; (mn+1) = H	
LD (mn),IX	11011101	00100010	----n---	----m---	15 (2,2,2,2,1,3,3)		d	-	-	-	-	(mn) = IXL; (mn+1) = IXH	
LD (mn),IY	11111101	00100010	----n---	----m---	15 (2,2,2,2,1,3,3)		d	-	-	-	-	(mn) = IYL; (mn+1) = IYH	
LD (mn),ss	11101101	01ss0011	----n---	----m---	15 (2,2,2,2,1,3,3)		d	-	-	-	-	(mn) = ssl; (mn+1) = ssh	
LD (SP+n),HL	11010100	----n---			11 (2,2,1,3,3)			-	-	-	-	(SP+n) = L; (SP+n+1) = H	N
LD (SP+n),IX	11011101	11010100	----n---		13 (2,2,2,1,3,3)			-	-	-	-	(SP+n) = IXL; (SP+n+1) = IXH	N
LD (SP+n),IY	11111101	11010100	----n---		13 (2,2,2,1,3,3)			-	-	-	-	(SP+n) = IYL; (SP+n+1) = IYH	N
LD A,(BC)	00001010				6 (2,2,2)	r	s	-	-	-	-	A = (BC)	
LD A,(DE)	00011010				6 (2,2,2)	r	s	-	-	-	-	A = (DE)	
LD A,(mn)	00111010	----n---	----m---		9 (2,2,2,1,2)	r	s	-	-	-	-	A = (mn)	
LD A,EIR	11101101	01010111			4 (2,2)	fr		*	*	-	-	A = EIR	
LD A,IIR	11101101	01011111			4 (2,2)	fr		*	*	-	-	A = IIR	
LD A,XPC	11101101	01110111			4 (2,2)	r		-	-	-	-	A = XPC	N
LD dd,(mn)	11101101	01dd1011	----n---	----m---	13 (2,2,2,2,1,2,2)	r	s	-	-	-	-	ddl = (mn); ddh = (mn+1)	
LD dd',BC	11101101	01dd1001			4 (2,2)			-	-	-	-	dd' = BC (dd': 00-BC', 01-DE', 10-HL')	N
LD dd',DE	11101101	01dd0001			4 (2,2)			-	-	-	-	dd' = DE (dd': 00-BC', 01-DE', 10-HL')	N
LD dd,mn	00dd0001	----n---	----m---		6 (2,2,2)	r		-	-	-	-	dd = mn	
LD EIR,A	11101101	01000111			4 (2,2)			-	-	-	-	EIR = A	
LD IIR,A	11101101	01001111			4 (2,2)			-	-	-	-	IIR = A	
LD HL,(mn)	00101010	----n---	----m---		11 (2,2,2,1,2,2)	r	s	-	-	-	-	L = (mn); H = (mn+1)	
LD HL,(HL+d)	11011101	11100100	----d---		11 (2,2,2,1,2,2)	r	s	-	-	-	-	L = (HL+d); H = (HL+d+1)	N
LD HL,(IX+d)	11100100	----d---			9 (2,2,1,2,2)	r	s	-	-	-	-	L = (IX+d); H = (IX+d+1)	N
LD HL,(IY+d)	11111101	11100100	----d---		11 (2,2,2,1,2,2)	r	s	-	-	-	-	L = (IY+d); H = (IY+d+1)	N
LD HL,(SP+n)	11000100	----n---			9 (2,2,1,2,2)	r		-	-	-	-	L = (SP+n); H = (SP+n+1)	N

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Clock cycles	A	I	S	Z	LV	C	Operation	N/M/P
LD HL,IX	11011101	01111100			4 (2,2)	r		-	-	-	-	HL = IX	N
LD HL,IY	11111101	01111100			4 (2,2)	r		-	-	-	-	HL = IY	N
LD IX,(mn)	11011101	00101010	----n---	----m---	13 (2,2,2,2,1,2,2)		s	-	-	-	-	IXL = (mn); IXH = (mn+1)	
LD IX,(SP+n)	11011101	11000100	----n---		11 (2,2,2,2,1,2,2)			-	-	-	-	IXL = (SP+n); IXH = (SP+n+1)	N
LD IX,HL	11011101	01111101			4 (2,2)			-	-	-	-	IX = HL	N
LD IX,mn	11011101	00100001	----n---	----m---	8 (2,2,2,2)			-	-	-	-	IX = mn	
LD IY,(mn)	11111101	00101010	----n---	----m---	13 (2,2,2,2,1,2,2)		s	-	-	-	-	IYL = (mn); IYH = (mn+1)	
LD IY,(SP+n)	11111101	11000100	----n---		11 (2,2,2,2,1,2,2)			-	-	-	-	IYL = (SP+n); IYH = (SP+n+1)	N
LD IY,HL	11111101	01111101			4 (2,2)			-	-	-	-	IY = HL	N
LD IY,mn	11111101	00100001	----n---	----m---	8 (2,2,2,2)			-	-	-	-	IY = mn	
LD r,(HL)	01-r-110				5 (2,1,2)	r	s	-	-	-	-	r = (HL)	
LD r,(IX+d)	11011101	01-r-110	----d---		9 (2,2,2,1,2)	r	s	-	-	-	-	r = (IX+d)	
LD r,(IY+d)	11111101	01-r-110	----d---		9 (2,2,2,1,2)	r	s	-	-	-	-	r = (IY+d)	
LD XPC,A	11101101	01100111			4 (2,2)			-	-	-	-	XPC = A	NP
LD r,n	00-r-110	----n---			4 (2,2)	r		-	-	-	-	r = n	
LD r,g	01-r--g				2	r		-	-	-	-	r = g	
LD SP,HL	11111001				2			-	-	-	-	SP = HL	P
LD SP,IX	11011101	11111001			4 (2,2)			-	-	-	-	SP = IX	P
LD SP,IY	11111101	11111001			4 (2,2)			-	-	-	-	SP = IY	P
LDD	11101101	10101000			10 (2,2,1,2,3)		d	-	-	*	-	(DE) = (HL); BC = BC-1; DE = DE-1; HL = HL-1	
LDDR	11101101	10111000			6+7i (2,2,1,(2,3,2)i,1)		d	-	-	*	-	repeat: (DE) = (HL); BC = BC-1; DE = DE-1; HL = HL-1 until (BC==0)	
LDI	11101101	10100000			10 (2,2,1,2,3)		d	-	-	*	-	(DE) = (HL); BC = BC-1; DE = DE+1; HL = HL+1	
LDIR	11101101	10110000			6+7i (2,2,1,(2,3,2)i,1)		d	-	-	*	-	repeat: (DE) = (HL); BC = BC-1; DE = DE+1; HL = HL+1 until (BC == 0)	
LDP (HL),HL	11101101	01100100			12 (2,2,2,3,3)			-	-	-	-	(HL) = L; (HL+1) = H. (Addr[19:16] = A[3:0])	N
LDP (IX),HL	11011101	01100100			12 (2,2,2,3,3)			-	-	-	-	(IX) = L; (IX+1) = H. (Addr[19:16] = A[3:0])	N
LDP (IY),HL	11111101	01100100			12 (2,2,2,3,3)			-	-	-	-	(IY) = L; (IY+1) = H. (Addr[19:16] = A[3:0])	N
LDP (mn),HL	11101101	01100101	----n---	----m---	15 (2,2,2,2,1,3,3)			-	-	-	-	(mn) = L; (mn+1) = H. (Addr[19:16] = A[3:0])	N
LDP (mn),IX	11011101	01100101	----n---	----m---	15 (2,2,2,2,1,3,3)			-	-	-	-	(mn) = IXL; (mn+1) = IXH. (Addr[19:16] = A[3:0])	N
LDP (mn),IY	11111101	01100101	----n---	----m---	15 (2,2,2,2,1,3,3)			-	-	-	-	(mn) = IYL; (mn+1) = IYH. (Addr[19:16] = A[3:0])	N
LDP HL,(HL)	11101101	01101100			10 (2,2,2,2,2)			-	-	-	-	L = (HL); H = (HL+1). (Addr[19:16] = A[3:0])	N
LDP HL,(IX)	11011101	01101100			10 (2,2,2,2,2)			-	-	-	-	L = (IX); H = (IX+1). (Addr[19:16] = A[3:0])	N
LDP HL,(IY)	11111101	01101100			10 (2,2,2,2,2)			-	-	-	-	L = (IY); H = (IY+1). (Addr[19:16] = A[3:0])	N
LDP HL,(mn)	11101101	01101101	----n---	----m---	13 (2,2,2,2,1,2,2)			-	-	-	-	L = (mn); H = (mn+1). (Addr[19:16] = A[3:0])	N
LDP IX,(mn)	11011101	01101101	----n---	----m---	13 (2,2,2,2,1,2,2)			-	-	-	-	IXL = (mn); IXH = (mn+1). (Addr[19:16] = A[3:0])	N
LDP IY,(mn)	11111101	01101101	----n---	----m---	13 (2,2,2,2,1,2,2)			-	-	-	-	IYL = (mn); IYH = (mn+1). (Addr[19:16] = A[3:0])	N
LJP x,mn	11000111	----n---	----m---	---x---	10 (2,2,2,2,2)			-	-	-	-	XPC = x; PC = mn	N
LRET	11101101	01000101			13 (2,2,1,2,2,2,2)			-	-	-	-	PCL = (SP); PCH = (SP+1); XPC = (SP+2); SP = SP+3	N
MUL	11110111				12 (2,10)			-	-	-	-	HL:BC = BC * DE	N

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Clock cycles	A	I	S	Z	LV	C	Operation	N/M/P
NEG	11101101	01000100			4 (2,2)	fr		*	*	V	*	A = 0 - A	
NOP	00000000				2			-	-	-	-	No operation	
OR (HL)	10110110				5 (2,1,2)	fr	s	*	*	L	0	A = A (HL)	
OR (IX+d)	11011101	10110110	----d---		9 (2,2,2,1,2)	fr	s	*	*	L	0	A = A (IX+d)	
OR (IY+d)	11111101	10110110	----d---		9 (2,2,2,1,2)	fr	s	*	*	L	0	A = A (IY+d)	
OR HL,DE	11101100				2	fr		*	*	L	0	HL = HL DE	N
OR IX,DE	11011101	11101100			4 (2,2)	f		*	*	L	0	IX = IX DE	N
OR IY,DE	11111101	11101100			4 (2,2)	f		*	*	L	0	IY = IY DE	N
OR n	11110110	----n---			4 (2,2)	fr		*	*	L	0	A = A n	
OR r	10110-r-				2	fr		*	*	L	0	A = A r	
POP IP	11101101	01111110			7 (2,2,1,2)			-	-	-	-	IP = (SP); SP = SP+1	NP
POP IX	11011101	11100001			9 (2,2,1,2,2)			-	-	-	-	IXL = (SP); IXH = (SP+1); SP = SP+2	
POP IY	11111101	11100001			9 (2,2,1,2,2)			-	-	-	-	IYL = (SP); IYH = (SP+1); SP = SP+2	
POP zz	11zz0001				7 (2,1,2,2)	r		-	-	-	-	zsl = (SP); zzh = (SP+1); SP = SP+2	
PUSH IP	11101101	01110110			9 (2,2,2,3)			-	-	-	-	(SP-1) = IP; SP = SP-1	N
PUSH IX	11011101	11100101			12 (2,2,2,3,3)			-	-	-	-	(SP-1) = IXH; (SP-2) = IXL; SP = SP-2	
PUSH IY	11111101	11100101			12 (2,2,2,3,3)			-	-	-	-	(SP-1) = IYH; (SP-2) = IYL; SP = SP-2	
PUSH zz	11zz0101				10 (2,2,3,3)			-	-	-	-	(SP-1) = zzh; (SP-2) = zsl; SP = SP-2	
RES b,(HL)	11001011	10-b-110			10 (2,2,1,2,3)		d	-	-	-	-	(HL) = (HL) & ~bit	
RES b,(IX+d)	11011101	11001011	----d---	10-b-110	13 (2,2,2,2,2,3)		d	-	-	-	-	(IX+d) = (IX+d) & ~bit	
RES b,(IY+d)	11111101	11001011	----d---	10-b-110	13 (2,2,2,2,2,3)		d	-	-	-	-	(IY+d) = (IY+d) & ~bit	
RES b,r	11001011	10-b--r-			4 (2,2)	r		-	-	-	-	r = r & ~bit	
RET	11001001				8 (2,1,2,2,1)			-	-	-	-	PCL = (SP); PCH = (SP+1); SP = SP+2	
RET f	11-f-000				2 8 (2,1,2,2,1)			-	-	-	-	if {f} PCL = (SP); PCH = (SP+1); SP = SP+2	
RETI	11101101	01001101			12 (2,2,1,2,2,2,1)			-	-	-	-	IP = (SP); PCL = (SP+1); PCH = (SP+2); SP = SP+3	NP
RL (HL)	11001011	00010110			10 (2,2,1,2,3)	f	b	*	*	L	*	{CY,(HL)} = {(HL),CY}	
RL (IX+d)	11011101	11001011	----d---	00010110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	{CY,(IX+d)} = {(IX+d),CY}	
RL (IY+d)	11111101	11001011	----d---	00010110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	{CY,(IY+d)} = {(IY+d),CY}	
RL DE	11110011				2	fr		*	*	L	*	{CY,DE} = {DE,CY}	N
RL r	11001011	00010-r-			4 (2,2)	fr		*	*	L	*	{CY,r} = {r,CY}	
RLA	00010111				2	fr		-	-	-	*	{CY,A} = {A,CY}	
RLC (HL)	11001011	00000110			10 (2,2,1,2,3)	f	b	*	*	L	*	(HL) = {(HL)[6,0],(HL)[7]}; CY = (HL)[7]	
RLC (IX+d)	11011101	11001011	----d---	00000110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	(IX+d) = {(IX+d)[6,0],(IX+d)[7]}; CY = (IX+d)[7]	
RLC (IY+d)	11111101	11001011	----d---	00000110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	(IY+d) = {(IY+d)[6,0],(IY+d)[7]}; CY = (IY+d)[7]	
RLC r	11001011	00000-r-			4 (2,2)	fr		*	*	L	*	r = {r[6,0],r[7]}; CY = r[7]	
RLCA	00000111				2	fr		-	-	-	*	A = {A[6,0],A[7]}; CY = A[7]	
RR (HL)	11001011	00011110			10 (2,2,1,2,3)	f	b	*	*	L	*	{(HL),CY} = {CY,(HL)}	
RR (IX+d)	11011101	11001011	----d---	00011110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	{(IX+d),CY} = {CY,(IX+d)}	
RR (IY+d)	11111101	11001011	----d---	00011110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	{(IY+d),CY} = {CY,(IY+d)}	
RR DE	11111011				2	fr		*	*	L	*	{DE,CY} = {CY,DE}	N
RR HL	11111100				2	fr		*	*	L	*	{HL,CY} = {CY,HL}	N
RR IX	11011101	11111100			4 (2,2)	f		*	*	L	*	{IX,CY} = {CY,IX}	N
RR IY	11111101	11111100			4 (2,2)	f		*	*	L	*	{IY,CY} = {CY,IY}	N
RR r	11001011	00011-r-			4 (2,2)	fr		*	*	L	*	{r,CY} = {CY,r}	
RRA	00011111				2	fr		-	-	-	*	{A,CY} = {CY,A}	

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Clock cycles	A	I	S	Z	LV	C	Operation	N/M/P
RRC (HL)	11001011	00001110			10 (2,2,1,2,3)	f	b	*	*	L	*	(HL) = {(HL)[0],(HL)[7,1]}; CY = (HL)[0]	
RRC (IX+d)	11011101	11001011	----d---	00001110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	(IX+d) = {(IX+d)[0],(IX+d)[7,1]}; CY = (IX+d)[0]	
RRC (IY+d)	11111101	11001011	----d---	00001110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	(IY+d) = {(IY+d)[0],(IY+d)[7,1]}; CY = (IY+d)[0]	
RRC r	11001011	00001-r-			4 (2,2)	fr		*	*	L	*	r = {r[0],r[7,1]}; CY = r[0]	
RRCA	00001111				2	fr		-	-	-	*	A = {A[0],A[7,1]}; CY = A[0]	
RST v	11-v-111				8 (2,2,2,2)			-	-	-	-	(SP-1) = PCH; (SP-2) = PCL; SP = SP - 2; PC = {R, 0, v, 0000}	
SBC A,(HL)	11011101	10011110	----d---		9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A - (IX+d) - CY	
SBC (IX+d)	11111101	10011110	----d---		9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A - (IY+d) - CY	
SBC (IY+d)	10011110				5 (2,1,2)	fr	s	*	*	V	*	A = A - (HL) - CY	
SBC A,n	11011110	----n---			4 (2,2)	fr		*	*	V	*	A = A - n - CY	
SBC A,r	10011-r-				2	fr		*	*	V	*	A = A - r - CY	
SBC HL,ss	11101101	01ss0010			4 (2,2)	fr		*	*	V	*	HL = HL - ss - CF	
SCF	00110111				2	f		-	-	-	1	CF = 1	
SET b,(HL)	11001011	11-b-110			10 (2,2,1,2,3)		b	-	-	-	-	(HL) = (HL) bit	
SET b,(IX+d)	11011101	11001011	----d---	11-b-110	13 (2,2,2,2,2,3)		b	-	-	-	-	(IX+d) = (IX+d) bit	
SET b,(IY+d)	11111101	11001011	----d---	11-b-110	13 (2,2,2,2,2,3)		b	-	-	-	-	(IY+d) = (IY+d) bit	
SET b,r	11001011	11-b--r-			4 (2,2)	r		-	-	-	-	r = r bit	
SLA (HL)	11001011	00100110			10 (2,2,1,2,3)	f	b	*	*	L	*	(HL) = {(HL)[6,0],0}; CY = (HL)[7]	
SLA (IX+d)	11011101	11001011	----d---	00100110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	(IX+d) = {(IX+d)[6,0],0}; CY = (IX+d)[7]	
SLA (IY+d)	11111101	11001011	----d---	00100110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	(IY+d) = {(IY+d)[6,0],0}; CY = (IY+d)[7]	
SLA r	11001011	00100-r-			4 (2,2)	fr		*	*	L	*	r = {r[6,0],0}; CY = r[7]	
SRA (HL)	11001011	00101110			10 (2,2,1,2,3)	f	b	*	*	L	*	(HL) = {(HL)[7],(HL)[7,1]}; CY = (HL)[0]	
SRA (IX+d)	11011101	11001011	----d---	00101110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	(IX+d) = {(IX+d)[7],(IX+d)[7,1]}; CY = (IX+d)[0]	
SRA (IY+d)	11111101	11001011	----d---	00101110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	(IY+d) = {(IY+d)[7],(IY+d)[7,1]}; CY = (IY+d)[0]	
SRA r	11001011	00101-r-			4 (2,2)	fr		*	*	L	*	r = {r[7],r[7,1]}; CY = r[0]	
SRL (HL)	11001011	00111110			10 (2,2,1,2,3)	f	b	*	*	L	*	(HL) = {0,(HL)[7,1]}; CY = (HL)[0]	
SRL (IX+d)	11011101	11001011	----d---	00111110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	(IX+d) = {0,(IX+d)[7,1]}; CY = (IX+d)[0]	
SRL (IY+d)	11111101	11001011	----d---	00111110	13 (2,2,2,2,2,3)	f	b	*	*	L	*	(IY+d) = {0,(IY+d)[7,1]}; CY = (IY+d)[0]	
SRL r	11001011	00111-r-			4 (2,2)	fr		*	*	L	*	r = {0,r[7,1]}; CY = r[0]	
SUB (HL)	10010110				5 (2,1,2)	fr	s	*	*	V	*	A = A - (HL)	
SUB (IX+d)	11011101	10010110	----d---		9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A - (IX+d)	
SUB (IY+d)	11111101	10010110	----d---		9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A - (IY+d)	
SUB n	11010110	----n---			4 (2,2)	fr		*	*	V	*	A = A - n	
SUB r	10010-r-				2	fr		*	*	V	*	A = A - r	
XOR (HL)	10101110				5 (2,1,2)	fr	s	*	*	L	0	A = [A & ~(HL)] [~A & (HL)]	
XOR (IX+d)	11011101	10101110	----d---		9 (2,2,2,1,2)	fr	s	*	*	L	0	A = [A & ~(IX+d)] [~A & (IX+d)]	
XOR (IY+d)	11111101	10101110	----d---		9 (2,2,2,1,2)	fr	s	*	*	L	0	A = [A & ~(IY+d)] [~A & (IY+d)]	
XOR n	11101110	----n---			4 (2,2)	fr		*	*	L	0	A = [A & ~n] [~A & n]	
XOR r	10101-r-				2	fr		*	*	L	0	A = [A & ~r] [~A & r]	

Rabbit 2000/3000 Microprocessor Instruction Reference Manual

Part Number 019-0098 C • 020416 • Printed in U.S.A.

©2001 Rabbit Semiconductor • All rights reserved.

Rabbit Semiconductor reserves the right to make changes and improvements to its products without providing notice.

Dynamic C is a registered trademark of Z-World.

Z80 and Z180 are trademarks of Zilog, Inc.

Notice to Users

Rabbit Semiconductor products are not authorized for use as critical components in life-support devices or systems unless a specific written agreement regarding such intended use is entered into between the customer and Rabbit Semiconductor prior to use. Life-support devices or systems are devices or systems intended for surgical implantation into the body or to sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling and user's manual, can be reasonably expected to result in significant injury.

No complex software or hardware system is perfect. Bugs are always present in a system of any size. In order to prevent danger to life or property, it is the responsibility of the system designer to incorporate redundant protective mechanisms appropriate to the risk involved.

Rabbit Semiconductor

2932 Spafford Street
Davis, California 95616-6800
USA

Telephone: 530.757.8400

Fax: 530.757.8402

<http://www.rabbitsemiconductor.com>

