

Table of Contents

1.	History	2
	,	
2.	Preface	3
3.	A9M9750 Module Pinning	4
	3.1. Connector X1	4
	3.2. Connector X2	



1. History

Date	Version	Responsible	Description
18/02/05	18/02/05 1.0 K Rudolf		Initial Version
07.03.2005	1.1	K Rudolf	Ethernet LEDs need external resistor
10.03.2005	10.03.2005 1.2 K Rudolf		Restructuring showing state after U-Boot
23.03.2005	1.3	K Rudolf	Changes due to A9M9750_2



2. Preface

A9M9750 Module is a member of the ARM9 family with CPUs of different manufactorers. It has a NetSilicon NS9750 CPU, a 32-bit machine with up to 200MHz clock speed. The tables in the next sides describe every pin of the 2 X 120 pole connectors of the module, its properties and the usage of it on the A9M9750DEV_1 board.



3. A9M9750 Module Pinning

Legend pin specification in table:

X1	Туре	U-Boot	RESET State		• • • • • • • • • • • • • • • • • • • •	Application A9M9750DEV_1
				module specific pins		
				common pins to all A9M modules		

Legend Type:

I: Input O: Output

I/O: Input or Output

P: Power

Legend RESET state:

PUW: Weak pull up to switched 3.3V in CPU on module

PU10: Pull up 10K to switched 3.3V on module

Legend A9M9750 Name:

GPIO names show GPIO/Function0_UART/Function0_misc/Function1/Function2 GPIOSWX: no connection to GPIOX, when RESET# asserted (is strapping pin)

3.1. Connector X1

X1	Туре	U-Boot	RESET State	A9M9750 Name	A9M9750 Description after U-Boot	Application A9M9750DEV_1
1	Р	-	-	GND		
2	_	-		RSTIN#	Reset Input allowing manual or remote RESET Pull up 10K to +3.3V on module paralleled by 1014K internal pull up in RESET controller U16	Connected via 470R to output RES# RESET controller U16 supervising 1.5V, 3.3V and manual RESET push-button on DEV board
3	I/O	-		PWRGOOD	Output of the reset controller push pull with 470R current limiting resistor	Connected as PWRGOOD to Mulit-ICE connector X13 pin 15
4	0	RSTOUT#		RSTOUT#	Output of CPU RESET_DONE logical ANDed with PWRGOOD: High after SPI boot loading finished	Connected as RSTOUT# to FPGA U17 and CPLD U2
5	_	-	PU10	TCK	JTAG	Connected to X12 (JTAG Booster) and X13 (Multi-ICE)
6	-	-	PU10	TMS	JTAG	Connected to X12 (JTAG Booster) and X13 (Multi-ICE)
7	I	-	PU10	TDI	JTAG	Connected to X12 (JTAG Booster) and X13 (Multi-ICE)
8	0	-	PU10	TDO	JTAG	Connected to X12 (JTAG Booster) and X13 (Multi-ICE)
9	I	-	PU10	TRST#	JTAG	Connected to X12 (JTAG Booster) and X13 (Multi-ICE)
10		-	PU10	CONF0/ DEBUGEN#	Debug Enable, 0 = Debug enabled, TRST# isolated from SRST#	Connected to DIP-switch S4.1 ON: connected to GND
11	_	-	PU10	CONF1/ NAND_FWP#	NAND Flash Write Protect, 0 = NAND Flash write protected	Connected to DIP-switch S4.2 ON: connected to GND
12	I	-	PU10	CONF2/ OCD_EN#	Enables OCD mode, use with CONF0	Connected to DIP-switch S4.3 ON: connected to GND
13	I	-	PU10	CONF3/ (PCI/CARDBUS#)	PCI or CardBus 0 = CardBus enabled 1 = PCI enabled	Connected to DIP-switch S4.4 ON: connected to GND
14	I/O	I	PU10	CONF4 GPIO38, 2K2 in serie		Connected to DIP-switch S4.5



X1	Туре	U-Boot		A9M9750 Name	A9M9750 Description after U-Boot	
			State	Bit28 GEN_ID		A9M9750DEV_1 ON: connected to GND
15	I/O	ı	PU10	CONF5		Connected to DIP-switch
				GPIO38, 2K2 in serie Bit29 GEN_ID		S4.6 ON: connected to GND
16	I/O	ı	PU10	CONF6 GPIO38, 2K2 in serie		Connected to DIP-switch S4.7
17	I/O	1	PU10	Bit30 GEN_ID CONF7		ON: connected to GND Connected to DIP-switch
				GPIO38, 2K2 in serie Bit31 GEN_ID		S4.8 ON: connected to GND
18	I/O		PU10	GPIOSW8/ TXDA/	GPIO Input	Connected as SPIA_DO (Output, Funct 0 SPI) to
				SPIA_DO/		Touch Controller LCD, X27
				reserved/ reserved		
19	I/O		PUW	GPIO9/	GPIO Input	Connected as SPIA_DI
				RXDA/ SPIA_DI/		(Input, Funct 0 SPI) to Touch Controller LCD, X27
				reserved/		Controller LOD, X21
20	I/O		PU10	timer 8 dupe GPIOSW10	CDIO lineut	Commented on ALID IMC
20	1/0		P010	RTSA#/	GPIO linput RTSA# with NS9750B CPU	Connected as AUD_WS (Output, Funct 3) to Audio
				-/	unusable (Bug CPU Prototypes)	chip U6
				reserved/ reserved/		
21	I/O	EIRQ2#	PUW	GPIO11/	GPIO Input	Connected as EIRQ2 Input,
				CTSA#/ -/		Funct 1) to FPGA U17 and CPLD U2, 10K pull up on
				EIRQ2 dupe/		DEV board
22	I/O	_	PU10	timer 0 dupe GPIOSW12/	GPIO Input	Connected as FPGA_CS0#
	., 0		1 0 10	DTRA#/	or re input	(Output, Funct 3) via switch
				-/ reserved/		U41 to FPGA EEPROM U10
				reserved		
23	I/O	-	PU10	GPIO13/ DSRA#	GPIO Input	Connected as EIRQ0 (Input, Funct 1) to RTC_INT# on
				-/		Module; logical OR with open
				EIRQ0 dupe/ timer 10 dupe		drain possible
24	I/O	TxDB	PU10	GPIOSW0/	TXD Console (Output, Funct 0	Connected as SPIB_DO
				TXDB/ SPIB DO/	UART)	(Output, Funct 0 SPI) to audio chip U6
				DMA0_DONE dupe/		addie omp de
25	I/O	RxDB	PUW	timer 1 dupe GPIO1/	RXD Console (Input, Funct 0 UART)	Connected as SPIB_DI
23	1/0	IXDD	1 000	RXDB/	TOTAL CONSOIR (Input, 1 unit o GAIX1)	(Input, Funct 0 SPI) via R58
				SPIB_DI/ DMA0_REQ dupe/		to audio chip U6
				EIRQ0		
26	I/O		PU10	GPIOSW2/ RTSB#/	GPIO Input	Connected as L3_CLK (Output, Funct 3) to audio
				-/		chip U6
				timer 0/ DMA1_ACK/		
27	I/O		PUW	GPIO3/	GPIO Input	Connected as DMA0_REQ#
				CTSB#/		(Input, Funct 2) to FPGA U17 and CPLD U2
				1284_ACK#/		and Or LD UZ
28	I/O		PU10	DMA0_REQ# GPIOSW4/	GPIO Input	Connected as L3MODE
20	1/0	-	FU10	DTRB#/	GE 10 IIIput	(Output, Funct 3) to audio
				-/		chip U6
				12284P_BUSY/ DMA0_DONE		
29	I/O	-	PUW	GPIO5/	GPIO Input	Connected as DMA0_ACK
				DSRB#/ -/		(Output, Funct 2) to FPGA U17 and CPLD U2
				1284P_ERR/		
30	I/O	-	PUW	DMA0_ACK GPIO6/	GPIO Input	Connected as SPIB_CLK
	·			RIB#	,	(Funct 0 SPI) to audio chip



X1	Туре	U-Boot	RESET State	A9M9750 Name	A9M9750 Description after U-Boot	Application A9M9750DEV_1
				/SPIB_CLK/ 1284P_FAULT#/ DMA0 ACK		U6 and FPGA U17
31	I/O	-	PUW	GPIO7/ DCDB#/ SPIB_EN#/ DMA0_ACK dupe/ EIRQ1	GPIO Input	Connected as SPIB_EN# (Funct 0 SPI) to FPGA U17
32	ı	-	PUW	WAIT#	external WAIT# input	Connected as WAIT# to FPGA U17 and CPLD U2
33	0	-	-	A24	ext Address	Connected as A24 to FPGA U17
34	0	-	-	A25	ext Address	Connected as A25 to FPGA U17
35	0	-	-	A26	ext Address	accessible at X11 C9
36	0	-	-	A27	ext Address	accessible at X11 D9
37	I/O	I/O	PU10	GPIOSW24/ DTRD#/ -/ LCDD0/ reserved	LCD Data	Connected as LCDD0 (I/O, Funct 1) to X25
38	I/O	I/O	PUW	GPIO25/ DSRD#/ -/ LCDD1 timer 15 dupe	LCD Data	Connected as LCDD1 (I/O, Funct 1) to X25
39	Р	Р	-	GND		
40	I/O	I/O	PUW	GPIO26/ RID#/ SPID_CK/ LCDD2/ timer 3	LCD Data	Connected as LCDD2 (I/O, Funct 1) to X25
41	I/O	I/O	PUW	GPIO27/ DCDD#/ SPID_EN#/ LCDD3/ timer 4	LCD Data	Connected as LCDD3 (I/O, Funct 1) to X25
42	I/O	I/O	PUW	GPIO28/ -/ EIRQ1 dupe/ LCDD4/ LCDD8 dupe	LCD Data	Connected as LCDD4 (I/O, Funct 1) to X25
43	I/O	I/O	PUW	GPIO29/ -/ timer 5/ LCDD5/ LCDD9 dupe	LCD Data	Connected as LCDD5 (I/O, Funct 1) to X25
44	I/O	I/O	PUW	GPIO30/ -/ timer 6/ LCDD6/ LCDD10 dupe	LCD Data	Connected as LCDD6 (I/O, Funct 1) to X25
45	I/O	I/O	PUW	GPIO31/ -/ timer 7/ LCDD7 LCDD11 dupe	LCD Data	Connected as LCDD7 (I/O, Funct 1) to X25
46	I/O	I/O	PUW	GPIO32/ -/ EIRQ2/ 1284_D0/ LCDD8	LCD Data	Connected as LCDD8 (I/O, Funct 1) to X25
47	I/O	I/O	PUW	GPIO33/ -/ timer 8/ 1284_D1/ LCDD9	LCD Data	Connected as LCDD9 (I/O, Funct 1) to X25
48	I/O	I/O	PUW	GPIO34/ -/ timer 9/ 1284_D2/ LCDD10	LCD Data	Connected as LCDD10 (I/O, Funct 1) to X25



X1	Туре	U-Boot	RESET State	A9M9750 Name	A9M9750 Description after U-Boo	Application A9M9750DEV_1
49	I/O	I/O	PUW	GPIO35/	LCD Data	Connected as LCDD11 (I/O,
				-/ TIMER 10/		Funct 1) to X25
				1284_D3/		
	1/0	110	DI BA	LCDD11	1.00.0.1	0 1 1 1000040 (1/0
50	I/O	I/O	PUW	GPIOSW36/ -/	LCD Data	Connected as LCDD12 (I/O, Funct 1) to X25
				reserved/		1 41101 17 10 7420
				1284_D4/ LCDD12		
51	I/O	I/O	PUW	GPIOSW37/	LCD Data	Connected as LCDD13 (I/O,
				-/		Funct 1) to X25
				reserved/ 1284_D5/		
				LCDD13		
52	I/O	I/O	PU10	GPIOSW38/ -/	LCD Data	Connected as LCDD14 (I/O,
				reserved/		Funct 1) to X25
				1284_D6/		
53	I/O	I/O	PU10	LCDD14 GPIOSW39/	LCD Data	Connected as LCDD15 (I/O,
00	"0	170	1 010	-/	LOD Bala	Funct 1) to X25
				reserved/ 1284 D7/		
				LCDD15		
54	I/O	I/O	PU10	GPIOSW40/	LCD Data	Connected as LCDD16 (I/O,
				TXDC/ SPIC_DO/		Funct 1) to X25
				EIRQ3/		
55	I/O	I/O	PU10	LCDD16 GPIOSW41/	LCD Data	Connected as LCDD17 (I/O,
00	., 0	"0	. 0.0	RXDC/	Lob Bata	Funct 1) to X25
				SPIC_DI/ timer 11/		
				LCDD17		
56	I/O	-	PUW	GPIO42/	GPIO Input	Connected as FPGA_DCLK
				RTSC#/ -/		(Output, Funct 3) via switch U41 to FPGA EEPROM U10
				timer 12/		
57	I/O	_	PUW	LCDD18 GPIO43/	GPIO Input	Connected as FPGA_DATA0
	0			CTSC#/	S. 15put	(Input, Funct3) via switch
				-/ timer 13/		U41 to FPGA EEPROM U10
				LCDD19		
58	I/O	-	PU10	GPIOSW44/ TXDD/	GPIO Input	Connected as FPGA_ASD0 (Output, Funct 3) via switch
				SPID_DO/		U41 to FPGA EEPROM U10
				1284_SEL		
59	I/O	-	PUW	LCDD20 GPIO45/	GPIO Input	Connected GPIO45(Input,
				RXDD/		Funct 3) to U1 (user key 1)
				SPID_DI/ 1284 STB#/		
				LCDD21		
60	I/O	-	PUW	GPIO46/ RTSD#/	GPIO Input RTSD# unusable with NS9750B	Connected as GPIO46 (Input, Funct 3) to U2 (user
				-/	CPUs (Bug prototype modules)	key 2)
				1284_AFD# LCDD22	·	
61	I/O	-	PUW	GPIO47/	GPIO Output	Connected as GPIO47
				CTSD#/	·	(Output, Funct3) via J13 to
				-/ 1284 NIT#/		LE4 (Debug LED)
				LCDD23		
62	0		PUW	GPIO18/ -/	LCD Control	Connected as LCD_PWREN# (Output,
				ECAM_REJ/		Funct 1 or Funct 3) to X25
				LCD_PWREN#/ EIRQ3 dupe		
63	0		PUW	GPIO22/	LCD Control	Connected as LCD_AC_BDE
				RIC#/		(Output, Funct 1) to X25



X1	Туре	U-Boot	RESET State	A9M9750 Name	A9M9750 Description after U-Boot	Application A9M9750DEV_1
				SPIC_CK/ LCD_AC_BDE/ reserved		
64	0		PUW	GPIO21/ DSRC#/ -/ LCD_VFRAME	LCD Control	Connected as LCD_VFRAME (Output, Funct 1) to X25
				reserved		
65	0		PU10	GPIOSW19/ -/ ECAM_REQ/	LCD Control	Connected as LCD_HSYNC (Output, Funct 1) to X25
				LCD_HSYNC/ DMA1_ACK#		
66	0		PU10	GPIOSW20/ DTRC#/ -/	LCD Control	Connected as LCD_CLK (Output, Funct 1) to X25
				LCD_CLK/ reserved		
67	0		PUW	GPIO23/ DCDC#/ SPIC_EN#/ LCD_LEND timer 14 dupe	LCD Control	Connected as LCD_LEND (Output, Funct 1) to X25
68	0	-		A0	external address	Connected to FPGA U17 and CPLD U2
69	0	-		A1	external address	Connected to FPGA U17 and CPLD U2
70	0	-		A2	external address	Connected to FPGA U17 and CPLD U2
71	0	-		A3	external address	Connected to FPGA U17 and CPLD U2
72	0	-		A4	external address	Connected to FPGA U17 and CPLD U2
73	0	-		A5	external address	Connected to FPGA U17 and CPLD U2
74	0	-		A6	external address	Connected to FPGA U17 and CPLD U2
75	0	-		A7	external address	Connected to FPGA U17 and CPLD U2
76	0	-		A8	external address	Connected to FPGA U17
77	0	-		A9	external address	Connected to FPGA U17
78	0	-		A10	external address	Connected to FPGA U17
79	Р	-	-	GND		
80	0	-		A11	external address	Connected to FPGA U17
81	0	-		A12	external address	Connected to FPGA U17
82	0	-		A13	external address	Connected to FPGA U17
83 84	0	-		A14 A15	external address external address	Connected to FPGA U17 Connected to FPGA U17
85	0	-		A16	external address	Connected to FPGA U17
86	0	_		A17	external address	Connected to FPGA U17
87	0	-		A18	external address	Connected to FPGA U17
88	0	-		A19	external address	Connected to FPGA U17
89	0	-		A20	external address	Connected to FPGA U17
90	0	-		A21	external address	Connected to FPGA U17
91	0	-		A22	external address	Connected to FPGA U17
92	0	1		EXT_OE#		Connected to FPGA U17and CPLD U2
93	0	-		EXT_WE#	22R series resistor on module	Connected to FPGA U17 and CPLD U2
94	0	-		A23	external address	Connected to FPGA U17
95	0	CS0#		CS0#	Chip select, not used on module, Defaults to Ouput/High at reset.	Connected to FPGA U17 and CPLD U2
96	0	CS2#		CS2#	Chip select, not used on module, Defaults to Ouput/High at reset.	Connected to FPGA U17 and CPLD U2
97	0	CS3#		CS3#	Chip select, not used on module, Defaults to Ouput/High at reset.	Connected to FPGA U17 and CPLD U2
98	_	-	-	NC		
99	0	-	-	PWREN	power sequencing control (n.a. at A9M9750_0 prototypes)	switches +3.3V on board
100	-	-	-	NC (reserved as	-	



					_	_
X1	Туре	U-Boot	RESET State	A9M9750 Name	A9M9750 Description after U-Boot	Application A9M9750DEV_1
				BATT_FLT#)		
101	I/O	-	PUW	GPIO48/ -/ timer 14/ 1284_SELIN#/ DMA1_REQ#	GPIO Input	unused
102	I/O	-	PUW	GPIO16 -/ reserved/ 1284_JAM# dupe/ timer 11 dupe	GPIO Input	Connected as USB_OVRCURR (Input, Funct 3) to U8
103	0	-	No	EXT_BE0#	Upper Byte/Lower Byte Enable	Connected as EXT_BE0# to FPGA U17
104	0	-	No	EXT_BE1#	Upper Byte/Lower Byte Enable	Connected as EXT_BE1# to FPGA U17
105	0	-	No	EXT_BE2#	Upper Byte/Lower Byte Enable	Connected as EXT_BE2# to FPGA U17
106	0	-	No	EXT_BE3#	Upper Byte/Lower Byte Enable	Connected as EXT_BE3# to FPGA U17
107	I/O	-	PUW	GPIO15 DCDA#/ SPIA_EN#/ timer 2/ reserved	GPIO, Input	Connected as SPIA_EN# (Output, Funct 3) to X27 (touch LCD)
108	-	_	-	NC	-	
109	-	_	-	NC	-	
110	I/O		PUW	GPIO14 RIA#/ SPIA_CLK/ Timer 1/ Reserved	GPIO Input	Connected as SPIA_CLK (Output, Funct 0 SPI) to X27
111	0	IICSCL		IICSCL	I ² C clock, Pullup 4k7 to 3.3V on module	
112	I/O	IICSDA		IICSDA	I ² C data, Pullup 4k7 to 3.3V on module	
113	I/O	I	PU10	GPIOSW17/ -/ USB_PWR/ reserved/ reserved	GPIO Input	Connected as USB_ENUM# (Output, funct 3) for USB device 3 to switch on 1k5 pull-up resistor
114	I/O	USBP	No	USB_INTPHY_P	USB host/device	USB data line +, connected via R95 to expansion connector X10
115	I/O	USBN	No	USB_INTPHY_N	USB host/device	USB data line -, connected via R96 to expansion connector X1
116	Р	-	-	VRTC	Backup Battery for RTC, for 3V cell, power-switch-over is on the module, Can be left floating, if RTC backup not needed.	3V battery connected
117	Р	-	-	GND		
118	Р	-	-	3.3V_IN	unswitched 3.3V	3.3V to module
119	Р	-	-	VLIO	Mobile: Power from Li-Ion Battery Non-Mobile: connected to 3.3V	Delivers either power from Li- Ion battery or 3.3V_IN
120	Р	-	-	3.3V_IN	unswitched 3.3V	3.3V to module



3.2. Connector X2

X2	Type	U-Boot	RESET State	A9M9750 Name	A9M9750 Description	Application A9M9750/A9M9360DEV_1
1	I/O	-	PU10	PCI_INTA#		Connected to X28
2	Р	-		GND		
3	1	1		PCI_INTC#		
4	I/O	-	PU10	PCI_INTB#		
5	0	-		PCI_RESET#		Connected to FPGA U17 for PCI patch
6	1	-	PU10	PCI INTD#		. c. pate
7	0	-		PCI GNT0#	Connected via R43 to PCI GNT1#	
8	Р	-		GND	_	
9	0	-	PU10	PCI_GNT1#		Connected to X28
10	0	-		PCI_CLKOUT		Not used
11	I	-	PUW	PCI_CLKIN		Connected to PCI_CLK_MOD
12	0	•	PU10	PCI_GNT2#		
13	0	1	PU10	PCI_GNT3#		
14	Р	1		GND		
15	I/O	-		PCI_AD30		Connected to X28
16	I	-		PCI_REQ0#	Connected via R44 to PCI_REQ1#	
17	ı	-	PU10	PCI_REQ1#		Connected to FPGA U17 for PCI arbiter patch; MPCI_REQ1# on X28 via R140 to unpatched PCI_REQ1# to module
18	ı	-	PU10	PCI_REQ2#		
19	- 1	-	PU10	PCI_REQ3#		
20	I/O	-		PCI_AD31		Connected to X28
21	I/O	-		PCI_AD28		Connected to X28
22	I/O	-		PCI_AD29		Connected to X28
23	I/O	-		PCI_AD26		Connected to X28
24	I/O	-		PCI_AD27		Connected to X28
25	I/O	-		PCI_AD24		Connected to X28
26	I/O	-		PCI_AD25		Connected to X28
27	I	-		PCI_IDSEL		Connected to X28, via R92 to PCI_AD16
28	I/O	-		PCI_CBE3#		Connected to X28
29	I/O	-		PCI_AD22		Connected to X28
30	I/O	-		PCI_AD23		Connected to X28
31	I/O	-		PCI_AD20		Connected to X28
32	I/O	-		PCI_AD21		Connected to X28
33	I/O	-		PCI_AD18		Connected to X28
34	I/O	-		PCI_AD19		Connected to X28
35	1/0	-	<u> </u>	PCI_AD16		Connected to X28
36	1/0	-	Divia	PCI_AD17		Connected to X28
37	1/0	-	PU10	PCI_FRAME#		Connected to X28
38	1/0	-	DUAC	PCI_CBE2#		Connected to X28
39	I/O P	-	PU10	PCI_TRDY#		Connected to X28
40		-	DLIAG	GND DCL IRDY#		Connected to V29
41	I/O I/O	-		PCI_IRDY#		Connected to X28
42	1/0	-	FU10	PCI_STOP# PCI_PAR		Connected to X28
43	1/0	-	PU10	PCI_PAR PCI_DEVSEL#		Connected to X28 Connected to X28
45	1/0	-	F010	PCI_DEVSEL#		Connected to X28 Connected to X28
46	1/0	-	PU10	PCI_ADTS PCI_PERR#		Connected to X28 Connected to X28
46	1/0		1 010	PCI_PERR#		Connected to X28
48	1/0	-	PU10	PCI_ADTS PCI_SERR#		Connected to X28
49	1/0	-	1 010	PCI_SERR# PCI_AD11		Connected to X28
50	1/0	-	-	PCI_ADT1		Connected to X28
51	1/0			PCI_CBE 1#	<u> </u>	Connected to X28
52	1/0		-	PCI_AD9		Connected to X28
53	1/0	-	 	PCI_AD14		Connected to X28
54	1/0	_	 	PCI_CBL0#		Connected to X28
55	1/0	-		PCI_AD12		Connected to X28
56	1/0	-	<u> </u>	PCI AD10		Connected to X28
57	1/0	_	†	PCI AD4		Connected to X28
01	,,,	_	<u> </u>	I. O	1	CONTINUOUS TO AZO



Section Sect	X2	Туре	U-Boot	RESET	A9M9750 Name	A9M9750 Description	Application
100				State	DOL ADO	·	A9M9750/A9M9360DEV_1
60 10 0			-				
10							
100 PCI_AD3 Connected to X28			-				
65	62		-		PCI_AD3		
1			-				
			-				Connected to X28
100R differential termination on module expansion connector X20 High, when link ok Low, while active. Connected to Link/Activity LED in RJ45 X17 LED in RJ45 X17			-	PUW		Cth t lo t	One and the DOT to
	66	ı	-		ETH_TPIN		
100R differential termination on module expansion connector X21	67	0	-		ETH_LEDLNK	Ethernet Line/Activity LED High, when link ok	Connected to Link/Activity
High, when 10MB	68	I	-		ETH_TPIP	100R differential termination on module	
100R differential termination on module expansion connector X20	69	0	-		ETH_LEDH	High, when 100MB	
T2	70	0	-		ETH_TPON	Ethernet Output-,	
100R differential termination on module expansion connector X21			-			Connected via 0R to Gnd on module	not used
73	. —	,	-		=	100R differential termination on module	
Tuture, do not connect	73	Р	-				
	74	-	-		NC	future, do not connect	
NC	75	-	-		NC	FWE#, SmartMedia not supported in future, do not connect	
Total Connected to FPGA U17 and CPLD U2 Tonnected to FPGA U17 Tonnected	76	-	-		NC	FWE#, SmartMedia not supported in	
Tell	77	1	-		NC	FCEEXT#, SmartMedia not supported in	
NC	78	-	-		NC	ALE, SmartMedia not supported in	
80 P - GND Data Bus Connected to FPGA U17 and CPLD U2 Connected to FPGA U17 Connec	79	-	-		NC	CLE, SmartMedia not supported in	
S2 I/O - D1 Connected to FPGA U17 and CPLD U2	80	Р	-		GND		
S	81	I/O	-		D0	Data Bus	
CPLD U2	82	I/O	-		D1		
CPLD U2	83	I/O	-		D2		
CPLD U2	84	I/O	-		D3		
CPLD U2 R7	85	I/O	-		D4		
CPLD U2	86	I/O	-		D5		
CPLD U2	87	I/O	-		D6		
89 I/O - D8 Connected to FPGA U17 90 I/O - D9 Connected to FPGA U17 91 I/O - D10 Connected to FPGA U17 92 I/O - D11 Connected to FPGA U17 93 I/O - D12 Connected to FPGA U17 94 I/O - D13 Connected to FPGA U17 95 I/O - D14 Connected to FPGA U17 96 I/O - D15 Connected to FPGA U17 97 I/O - D16 Connected to FPGA U17 98 I/O - D17 Connected to FPGA U17 99 I/O - D18 Connected to FPGA U17 100 I/O - D19 Connected to FPGA U17 101 I/O - D20 Connected to FPGA U17 102 I/O - D21 Connected to FPGA U17	88	I/O	-		D7		
91 I/O - D10 Connected to FPGA U17 92 I/O - D11 Connected to FPGA U17 93 I/O - D12 Connected to FPGA U17 94 I/O - D13 Connected to FPGA U17 95 I/O - D14 Connected to FPGA U17 96 I/O - D15 Connected to FPGA U17 97 I/O - D16 Connected to FPGA U17 98 I/O - D17 Connected to FPGA U17 99 I/O - D18 Connected to FPGA U17 100 I/O - D19 Connected to FPGA U17 101 I/O - D20 Connected to FPGA U17 102 I/O - D21 Connected to FPGA U17	89	I/O			_		Connected to FPGA U17
92 I/O - D11 Connected to FPGA U17 93 I/O - D12 Connected to FPGA U17 94 I/O - D13 Connected to FPGA U17 95 I/O - D14 Connected to FPGA U17 96 I/O - D15 Connected to FPGA U17 97 I/O - D16 Connected to FPGA U17 98 I/O - D17 Connected to FPGA U17 99 I/O - D18 Connected to FPGA U17 100 I/O - D19 Connected to FPGA U17 101 I/O - D20 Connected to FPGA U17 102 I/O - D21 Connected to FPGA U17			-				
93 I/O - D12 Connected to FPGA U17 94 I/O - D13 Connected to FPGA U17 95 I/O - D14 Connected to FPGA U17 96 I/O - D15 Connected to FPGA U17 97 I/O - D16 Connected to FPGA U17 98 I/O - D17 Connected to FPGA U17 99 I/O - D18 Connected to FPGA U17 100 I/O - D19 Connected to FPGA U17 101 I/O - D20 Connected to FPGA U17 102 I/O - D21 Connected to FPGA U17			-				
94 I/O - D13 Connected to FPGA U17 95 I/O - D14 Connected to FPGA U17 96 I/O - D15 Connected to FPGA U17 97 I/O - D16 Connected to FPGA U17 98 I/O - D17 Connected to FPGA U17 99 I/O - D18 Connected to FPGA U17 100 I/O - D19 Connected to FPGA U17 101 I/O - D20 Connected to FPGA U17 102 I/O - D21 Connected to FPGA U17				1			
95 I/O - D14 Connected to FPGA U17 96 I/O - D15 Connected to FPGA U17 97 I/O - D16 Connected to FPGA U17 98 I/O - D17 Connected to FPGA U17 99 I/O - D18 Connected to FPGA U17 100 I/O - D19 Connected to FPGA U17 101 I/O - D20 Connected to FPGA U17 102 I/O - D21 Connected to FPGA U17			-	-			
96 I/O - D15 Connected to FPGA U17 97 I/O - D16 Connected to FPGA U17 98 I/O - D17 Connected to FPGA U17 99 I/O - D18 Connected to FPGA U17 100 I/O - D19 Connected to FPGA U17 101 I/O - D20 Connected to FPGA U17 102 I/O - D21 Connected to FPGA U17			-				
97 I/O - D16 Connected to FPGA U17 98 I/O - D17 Connected to FPGA U17 99 I/O - D18 Connected to FPGA U17 100 I/O - D19 Connected to FPGA U17 101 I/O - D20 Connected to FPGA U17 102 I/O - D21 Connected to FPGA U17							
98 I/O - D17 Connected to FPGA U17 99 I/O - D18 Connected to FPGA U17 100 I/O - D19 Connected to FPGA U17 101 I/O - D20 Connected to FPGA U17 102 I/O - D21 Connected to FPGA U17							
100 I/O - D19 Connected to FPGA U17 101 I/O - D20 Connected to FPGA U17 102 I/O - D21 Connected to FPGA U17	98		-		D17		Connected to FPGA U17
101 I/O - D20 Connected to FPGA U17 102 I/O - D21 Connected to FPGA U17							
102 I/O - D21 Connected to FPGA U17				1			
				1			
	102	1/0			D21		Connected to FPGA U17



X2	Туре	U-Boot	RESET State	A9M9750 Name	A9M9750 Description	Application A9M9750/A9M9360DEV_1
104	I/O	-		D23		Connected to FPGA U17
105	I/O	-		D24		Connected to FPGA U17
106	I/O	-		D25		Connected to FPGA U17
107	I/O	-		D26		Connected to FPGA U17
108	I/O	-		D27		Connected to FPGA U17
109	I/O	-		D28		Connected to FPGA U17
110	I/O	-		D29		Connected to FPGA U17
111	I/O	-		D30		Connected to FPGA U17
112	I/O	-		D31		Connected to FPGA U17
113	-	-		NC (reserved for A28)		
114	1	-		NC (reserved for A29)		
115	-	-		NC (reserved for A30)		
116	-	-		NC (reserved for A31)		
117	-	-		NC (reserved for CANTXD/CANH)		
118	-	-		NC (reserved for CANRXD/CANL)		
119	0	CLKOUT		BCLKOUT	Clock output, buffered CLKOUT signal	Connected toFPGA U17
120	Р	-		GND	_	