

All series termination resistors must be placed close to driver

Always connect `clk_out[0]` to `clk_in[0]` using series termination. Must not drive any SDRAM loads. Data in from SDRAMs is sampled on the rising edge of this clock.

NS9750

This trace can be a loop 2 to 3 inches in length. Read Data clock will be delayed 180pS/per inch.

Unused `clk_out`'s are terminated only

Always GND

Address, Data, & Commands are sampled by SDRAMs on the rising edge of these clocks.

SDRAM Banks have AC Termination placed at end of traces

