


NOTES:

1. ALL RESISTOR VALUES ARE IN OHMS AND IN THE 0603 SIZE UNLESS OTHERWISE NOTED
2. ALL RESISTOR VALUES ARE 5% UNLESS OTHERWISE NOTED
3. ALL CAPACITORS ARE RATED IN uFARADS AND IN THE 0603 SIZE UNLESS OTHERWISE NOTED
4. ALL CAPACITORS ARE RATED AT 50 VDC OR HIGHER UNLESS OTHERWISE NOTED
5. LAST USED:

PROPRIETARY DOCUMENT

PROPERTY OF NETSILICON, INC., NOT TO BE REPRODUCED
BY ANY MEANS OR USED TO FURNISH INFORMATION TO OTHERS
WITHOUT THE EXPLICIT CONSENT OF NETSILICON, INC.

ALL RIGHTS RESERVED



N20M50Bga

DEVELOPMENT BOARD

BOARD REVISIONS

04/18/02 1951000 REV A
07/23/02 1951001 REV B

BOARD REV NOTES

REB B PCB incorporates REV B SH.13 correction

SHEET REV NOTES

- Sh.02 Rev B: Updates PORT Descriptions
- Sh.04 Rev B: Updates Table 1 C1 to C22
- Sh.08 Rev B: Updates Note for RTSB* 1K pull-down.
- Sh.09 Rev B: Updates Note for TXD3:0 Resistors - Sh.01 to Rev C
- Sh.12 Rev B: Changes 2.5 regulator Capacitor C10 from 4.7 to 10uF LESR
- Sh.13 Rev B: Swapped mis-connected 3.3V & GND pins on U16

SHEET DESCRIPTION

SH. #	REV.	DESCRIPTION
1.	C	Cover Sheet
2.	B	Port & Chip Select Information
3.	A	NETARM BGA & BCLK Buffer
4.	B	Emulator Hdrs., Jtag, & Addr. Buffers
5.	A	Flash, Parallel & Serial EE Memory
6.	A	SDRAM Memory
7.	A	1Mbps Serial Port A(1)
8.	B	1Mbps Serial Port B(2) or RS485
9.	B	Ethernet Front End; 10/100BaseTX
10.	A	ENI/GPIO Port
11.	A	System Bus Expansion Conn. & Dipswitches
12.	B	Power Supply, Breadboard Area, & LEDs
13.	B	NETARM PQFP

REF SCH1951001

DESIGNER: Don Stone

NetSilicon - A Digi International Company, Waltham, MA

Title
NET+ARM 20M/50 COVER SHEET

Size	Document Number	Rev
	n20m50b01.SCH	C

Date: Thursday, September 05, 2002 Sheet 1 of 13

Port A - High Speed RS232 Serial Port with Modem Support

- 0 DCD* Serial port 1
- 1 CTS* Serial port 1
- 2 DSR* Serial port 1
- 3 RxD Serial port 1
- 4 Burst Terminate (0 Outside arms burst terminate fix)
- 5 RTS* Serial port 1
- 6 DTR* Serial port 1
- 7 TxD Serial port 1

All 8 bits go to Expansion Connector and can be disabled for off-board use.

Port B - High Speed RS232 Serial Port or RS485

- 0 General Purpose LED, (0 Outside = LED on)
- 1 CTS* Serial port 2
- 2 General Purpose LED, (0 Outside = LED on)
- 3 RxD Serial port 2/RS485 Input
- 4 Reset PHY, (0 Outside = reset. Board is Strapped for Hardware RESET)
- 5 RTS* Serial port 2/ RS485 Driver Enable, (1 Outside = Enable)
- 6 DTR* Serial port 2/ RS485 Receiver Enable, (0 Outside = Enable)
- 7 TxD Serial port 2/ RS485 Output

All 8 bits go to Expansion Connector and can be disabled for off-board use.

Port C - Serial EE Memory

- 0 Interrupt from PHY (input)
- 1 CPU LED Green, (0 Outside = LED on)
- 2 CPU LED Yellow, (0 Outside = LED on)
- 3 Serial EE Clock (output) or AMUX
- 4 Serial EE (data input)
- 5 Serial EE (data output)
- 6 RIA* Serial port 1(Or Serial EE Clock output)
- 7 Serial EE chip select, (0 Outside = selected)

All 8 bits go to Expansion Connector and can be disabled for off-board use.

For NET+20M to NET+20UM migration only eight(8) of the sixteen(16) combined PORTB and PORTC pins should be used.

Chip Selects

- CS0 Flash Memory, x16 or x32, 1-16Mbytes
- CS1 SDRAM Memory, x16 or x32, 8-16Mbytes
- CS2 Spare to Expansion Connector
- CS3 Parallel EE Memory & to Expansion Connector
- CS4 Spare to Expansion Connector

Flash Write and Read are separately controlled by dipswitch

Larger SDRAM Support can be done on Daughter Board. CS1 can be disabled on board.

ENI Port (NET+50 Only)

All Supported GPIO's go to ENI Connector
Supports ENI mode (Data Buffer if required, can be added on daughter board)

NetSilicon - A Digi International Company, Waltham, MA		
Title NET+ARM 20M/50 Port & Chip Select Information		
Size B	Document Number n20m50b02.SCH	Rev B
Date: Thursday, September 05, 2002 Sheet 2 of 13		

ALL NETARM SIGNALS GO TO SH.4 EMULATOR HEADERS, And to SH.13 PQFP NETARM Option.

INPUTS MUST BE HELD AT 3.3V LEVELS WHEN USING NETA15-50 U17

MII to Ethernet SH. 9

Direct connect signals to SH.13

LEDs on SH.12

8 Serial Port B

7 Serial Port A

For NET+20M to NET+20UM migration only eight(8) of the sixteen(16) combined PORTB and PORTC pins should be used.


Clock Buffer Req'd when using NETA50 with Addr. Buffers

NetSilicon - A Digi International Company, Waltham, MA







Title NET+ARM 20M/50 BGA & LEDs

Size Document Number n20m50b03.SCH Rev A

Date: Thursday, September 05, 2002 Sheet 3 of 13





PLACE A BYPASS CLOSE TO ALL NETARM POWER INPUT PAIRS: U8-R9, K17-J16, A10-B9, H1-J2, T7-U6, F15-F14, B17-A17, C12-D12, A2-A1, M2-N3, U9-U10, U16-U17, T1-U1, E1-F2, A8-B7.



Memory Address/Control Buffers


Buffers with Bus Hold cannot be used.




NOTE 1: Leaving TRST* pulled to a logic "low" on production units is not recommended. The noise margin on inputs at a logic "0" are only a few tenths of a volt.

See Table 1


Table 1	R44, R32	C22, U7, R45, R43
Basic Debug - Production Units Requires powerup timing sequencing with some debuggers when Flash contains invalid code or is disabled.	IN	OUT
Full Featured Debug -Optional Useful for code development. Removes timing and breakpoint restrictions.	OUT	IN




Mictor Emulator Headers
AMP #767054-1 Pin 44 = alignment hole; Pin 45-46 are for the optional latch securing holes.



Parallel EE




EE Clock can be C3 or C6 so that AMUX on C3 can be used externally.




Serial EE Memory


16 BIT
32 BIT
8X3 HDR PIN NUMERING
2X8 SHUNT IS USED FOR SWITCH



R156 for AMD 32M & Intel
R152 FOR Intel
R151 FOR AMD 64M.DL




FLASH: x16 or x32



NetSilicon - A Digi International Company, Waltham, MA			
Title NET+ARM 20M/50 Flash & EE Memory			
Size	Document Number	Rev	
	n20m50b05.SCH	A	
Date:	Thursday, September 05, 2002	Sheet	5 of 13

OUT




SDRAM BT OPTION CHART

Free up PORTA4	All Including Watchdog
R143 OUT R154 OUT R155 IN	Omit R148-150, & 155
BROWNOUT & PB	
IN U26 R142-143,149-150, & 154	OUT U22-23, R148 & 155


SDRAM Burst Terminate(BT)

Always Populated


Note:
Larger SDRAMs with 9 & 10 CAS can be added as an expansion card to P11-12.




P5-6
16 BIT
DRAM
32 BIT



All go with
U10 &
U13





NetSilicon - A Digi International Company, Waltham, MA			
Title			
NET+ARM 20M/50 Serial 1Mbps			
Size	Document Number		Rev
	n20m50b07.SCH		A
Date:	Thursday, September 05, 2002	Sheet	7 of 13



Expansion Connectors





Bootstrap Configuration









All inputs must be maintained at 3.3V Logic levels

NetSilicon - A Digi International Company, Waltham, MA			
Title NET+ARM 20M/50 Expansion & Dipswitches			
Size	Document Number	n20m50b11.SCH	Rev A
Date:	Thursday, September 05, 2002	Sheet	11 of 13

Prototyping Area





G= GND CONNECTION
P= 3.3V CONNECTION



Only PORTC3:0 have 8ma Drive

POWER IN - 5V@1.5 A




Add Bead if 3.3V powered

SEE SH.3 FOR DETAILED NETARM CONNECTIONS

ALL NCC SIGNALS GO TO SH.4 EMULATOR HEADERS, AND TO SH.3

SH.3 = FOR NET+20M/50bga - 208 PIN

SH.13 = FOR NET+50 PQFP 208 PIN



PLACE A BYPASS CLOSE TO ALL NETARM POWER INPUT PAIRS:182-180, 28-27, 78-79, 130-131, 175-176, 36-37, 52-53, 64-65, 104-105, 143-144, 186-188, 208-1, 156-157, 118-119, 86-87.

3.3V & GND ARE REVERSED ON REV A PCB

NetSilicon - A Digi International Company, Waltham, MA			
Title			
NETARM 50 PQFP			
Size	Document Number	Rev	
	n20m50b13.SCH	B	
Date:	Thursday, September 05, 2002	Sheet	13 of 13