


REVISION HISTORY			REVISION APPROVAL			
REV	ECO	DESCRIPTION	PROJECT ENGINEER	APPROVAL DATE	DOCUMENT CONTROL	APPROVAL DATE
A	E14395	INITIAL RELEASE	NL	3/2/06	KF	3/2/06
B	E14785	REVISION TO TITLE BLOCKS: NEW LOGO, NEW PRODUCT NAME	NL	9/6/06	KF	9/6/06
C	E14799	MOVED GROUPED RESISTORS INTO NUMERICAL ORDER	NL	10/3/06	KF	10/3/06




NOTES: UNLESS OTHERWISE SPECIFIED;

- ALL RESISTOR VALUES ARE IN OHMS, 1/10W, 5%
- ALL CAPACITORS ARE 10VDC OR HIGHER.
- THE ORIGIN SOURCE OF A VOLTAGE IS REPRESENTED BY (+V), AND ALL REFERENCES TO THAT VOLTAGE ARE REPRESENTED BY (+V).
- OUTLINED CIRCUIT MAY NOT BE STUFFED, SEE NOTES.
- COMPONENT VALUES SHOWN WITH AN ASTERISK (*) FOLLOWING THE VALUE, MAY HAVE DIFFERENT VALUES, OR MAY NOT BE STUFFED DEPENDING ON MODEL.


COPYRIGHT 2006, Rabbit Semiconductor

APPEND THE FOLLOWING DOCUMENTS WHEN CHANGING THIS DOCUMENT:	DRAWING CONTENT:		TITLE	
	DRAWN BY: (INITIAL RELEASE)	J. FENG	7/20/04	SCHEMATIC DIAGRAM
	REVISED BY:	J. NAUER	9/14/06	
	APPROVALS: INITIAL RELEASE			RabbitFLEX BL300F
	PROJECT ENGINEER:	N. LEVINE		www.rabbit.com
	ENGINEERING MANAGER:	D. THOMPSON		
	SIGNATURES	DATE	SCALE	SIZE
			NONE	B
			RELEASE DATE	DWG NO.
				090-0219
				SHEET 1 OF 9




TWO TRANSISTOR CELL GROUP

SIZE B	DWG NO. 090-0219
SCALE NONE	REV LTR C
SHEET 2 OF 9	




TWO TRANSISTOR CELL GROUP

SIZE B	DWG NO. 090-0219
SCALE NONE	REV LTR C
SHEET 3 OF 9	




TWO TRANSISTOR CELL & ANALOG GROUP

SIZE B	DWG NO. 090-0219
SCALE NONE	REV LTR C
SHEET 4 OF 9	




ONE TRANSISTOR CELL & ANALOG GROUP

SIZE B	DWG NO. 090-0219
SCALE NONE	REV LTR C
SHEET 5	OF 9




ONE TRANSISTOR CELL GROUP

SIZE B	DWG NO. 090-0219
SCALE NONE	REV LTR C
SHEET 6	OF 9





SIZE B	DWG NO. 090-0219
SCALE NONE	REV LTR C
SHEET 7 OF 9	


ANALOG INPUT CELL




ONE TRANSISTOR CELL



CONNECTION CELL





2 TRANSISTOR CELL



CELLS ON THIS PAGE ARE FOR REFERENCE ONLY DO NOT LAYOUT ON PCB

DIGITAL INTERFACE CELL



CELLS ON THIS PAGE ARE FOR REFERENCE ONLY
DO NOT LAYOUT ON PCB